|
Match
|
Document |
Document Title |
|
|
7617348 |
Bus interface controller for cost-effective high performance graphics system with two or more graphics processing units
A bus interface controller manages a set of serial data lanes. The bus interface controller supports operating a subset of the serial data lanes as a private bus.
|
|
|
7617342 |
Universal serial bus dongle device with wireless telephony transceiver and system for use therewith
A universal serial bus (USB) dongle device includes a wireless telephony transceiver that receives an inbound RF signal and that generates inbound data based on the inbound RF signal and receives...
|
|
|
7616339 |
Data transmission system having distributed control functionality
A data transmission system with distributed control functionality for machine tools, production machines, and robots, having a plurality of control functional units, has a respectively networked...
|
|
|
7616026 |
System-on-a-chip integrated circuit including dual-function analog and digital inputs
An integrated circuit includes a plurality of inputs, a plurality of output pads, a programmable logic block, an analog circuit block, an analog-to-digital converter programmably coupleable to...
|
|
|
7610447 |
Upgradable memory system with reconfigurable interconnect
Described herein is a point-to-point memory communications architecture, having a point-to-point signal line set associated with each of a plurality of connectors or module positions. When the...
|
|
|
7610431 |
Configuration space compaction
In an interconnect apparatus for interconnecting at least one host to at least a plurality of presentation registers provide a presentation interface for the device to the host. The interconnect...
|
|
|
7606950 |
Graphical programs with direct memory access FIFO for controller/FPGA communications
A system and method for communicating between graphical programs executing on respective devices, e.g., a programmable hardware element and a controller. The system includes a first node...
|
|
|
7596808 |
Zero hop algorithm for network threat identification and mitigation
A method, system, apparatus, and computer-readable medium to enable a set of security device interfaces within a broadcast domain to identify and mitigate attacks. For each address of a device...
|
|
|
7594074 |
Storage system
To provide a storage system with a cost/performance meeting the system scale, from a small-scale to a large-scale configuration. In the storage system, protocol transformation units and data...
|
|
|
7593498 |
Method and apparatus for automatic rate identification and channel synchronization in a master-slave setting for high data throughput applications
Methods and apparatus are provided for automatic rate identification and channel synchronization in a master-slave setting for high data throughput applications. An interface is provided for use...
|
|
|
RE40921 |
Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system
A bus agent defers an ordered transaction if the transaction cannot be completed in order. When an ordered transaction is deferred, its visibility for the next ordered transaction is asserted if it...
|
|
|
7590872 |
Hot swappable power supply device and method of operation
In one embodiment, a hot swappable power supply device comprises power supply circuitry for receiving input power at a first voltage and for providing output power to a voltage bus at a second...
|
|
|
7590786 |
Server system and signal processing unit, server, and chassis thereof
A server system includes at least one server, a signal processing unit that enables to operate said at least one server with a set of console, and a chassis having slots and a circuit board, said...
|
|
|
7590765 |
Bulk data transfer and buffer control device and electronic instrument
A data transfer control device for transferring data via a bus includes a buffer controller for controlling access to a data buffer in which a command block area, a data area and status block area...
|
|
|
7581031 |
System and method for maintaining proper termination and error-free communication in a network bus
A system for maintaining proper termination and error-free communication in a network bus ( 12 ) including a power bus includes at least one network device ( 18 ), a network controller ( 14 ) and...
|
|
|
7577789 |
Upgradable memory system with reconfigurable interconnect
Described are systems that employ configurable on-die termination elements that allow users to select from two or more termination topologies. One topology is programmable to support rail-to-rail...
|
|
|
7576745 |
Connecting graphics adapters
A system and method for providing a dedicated interface between two or more graphics adapters installed on a motherboard. Surplus signals within an interface conforming to an interface...
|
|
|
7576559 |
USB device and data processing system having the same
A universal serial bus (USB) device is comprised of a receiver for receiving signals from a USB host through data lines, and a pull-up resistor circuit connecting pull-up resistors to data lines in...
|
|
|
7563129 |
Video signal transmitting device for computer system having analog and digital video signal output functionality
A video signal transmitting device having analog and digital video signal output functionality is adapted to transmit a video signal, and has a cable unit, a digital visual interface integrated...
|
|
|
7552257 |
Data transmission device with a data transmission channel for the transmission of data between data processing devices
The present invention provides a data processing apparatus having at least one dedicated data processing device ( 10 ) of a first type, a central data processing device ( 4 ) for controlling...
|
|
|
7549008 |
Interface adapter for a portable media player device
A “smart cable” that connects one or more peripheral devices to a digital media player having multiple, different types of input and/or output connections.
|
|
|
7546400 |
Data packet buffering system with automatic threshold optimization
Data packet buffering system comprising a data buffer for buffering data packets, a first counter ( 24 ) preloaded with the data packet size ( 32 ) and decremented at each read clock signal of a...
|
|
|
7543191 |
Method and apparatus for isolating bus failure
The embodiments of the present invention disclose a method for isolating a bus failure, which includes: acquiring, from a Compact PCI bus, an address of a target board being accessed; counting...
|
|
|
7543100 |
Node controller for a data storage system
A node controller for a data storage system having at least one node provides access to a data storage facility. The node controller is distinct from a computer-memory complex of the node. The node...
|
|
|
7542867 |
Measurement system with modular measurement modules that convey interface information
System and method for measurement, DAQ, and control operations which uses small form-factor measurement modules or cartridges with a re-configurable carrier unit, sensors, and a computer system to...
|
|
|
7539800 |
System, method and storage medium for providing segment level sparing
A memory subsystem that includes segment level sparing. The memory subsystem includes a cascaded interconnect system with segment level sparing. The cascaded interconnect system includes two or...
|
|
|
7539793 |
Synchronized multichannel universal serial bus
The invention provides a method and apparatus for providing a synchronized multichannel universal serial bus, the method in one aspect comprising supplementing the signal channels in the USB...
|
|
|
7536514 |
Early return indication for read exclusive requests in shared memory architecture
An early return indication is used to notify a first communications interface, prior to a response being received from any of a plurality of sources coupled to a second communications interface,...
|
|
|
7536492 |
Apparatus, system, and method for automatically resetting an inter-integrated circuit bus
An apparatus, system, and method are disclosed for resetting an inter-integrated circuit (I2C) bus slave. A data line resistor in series is provided with a data line of an I2C bus in communication...
|
|
|
7536483 |
Computer system having analog and digital video signal output functionality, and computer device and video signal transmitting device thereof
A video signal transmitting device having analog and digital video signal output functionality is adapted to transmit a video signal, and has a cable unit, a digital visual interface integrated...
|
|
|
7533218 |
Memory system topology
A memory subsystem. A memory subsystem includes a memory controller coupled to a processor and a plurality of N memory modules. The memory controller is directly coupled to convey information to...
|
|
|
7530066 |
Controlling snoop activities using task table in multiprocessor system
An embodiment of the present invention includes a task table to store a task entry corresponding to a first task associated with a first processor. A snoop controller controls snooping an access...
|
|
|
7529877 |
Apparatus and methods for simplified SSP link layer processing
Apparatus and associated methods for a simplified Serial SCSI Protocol (“SSP”) link layer within a SAS device. Features and aspects hereof provide a simplified SSP link layer processor to...
|
|
|
7526054 |
Method, article, and apparatus for a dynamic phase delay compensator
An apparatus, method, and article to dynamically adjust a data signal using a regenerated clock signal in an emulator to increase communication speed between the emulator and the evaluation board...
|
|
|
7519750 |
Linear burst mode synchronizer for passive optical networks
The present invention discloses a host receiver synchronizer for passive optical networks, and in particular a burst clock data recovery circuit in a host receiver in a bursty asynchronous...
|
|
|
7512728 |
Inter-chip communication system
The complexity of user designs, the limited capacity of FPGA chips, and the limited number of chip pinouts have resulted in the development of inter-chip communication technology that necessitates...
|
|
|
7512727 |
Redundant control system having a peripheral unit for an automation device
There is described a periphery unit for an automatic device, which can be actuated as an analog input and as an analog output. A number of connections which are to be used as inputs and the number...
|
|
|
7512512 |
Configuring programmable hardware on a device to communicate with cards based on ID information of the cards
System and method for measurement, DAQ, and control operations which uses small form-factor measurement modules or cartridges with a re-configurable carrier unit, sensors, and a computer system to...
|
|
|
7505754 |
Deployment of vehicle safety restraint via wireless trigger signal
A device for wireless transmission of a deployment signal. The device includes two processors on both the primary side and the secondary side, which exchange data with one another. A high degree of...
|
|
|
7502075 |
Video processing subsystem architecture
A video processing apparatus includes a plurality of processing modules, each performing an image processing function, and a central memory interface. The central memory interface accepts read and...
|
|
|
7500043 |
Array of data processing elements with variable precision interconnect
Systems and methods for processing data using an array of data processing elements that are coupled together with a variable precision interconnect. One embodiment comprises data processing...
|
|
|
7496137 |
Apparatus for measuring jitter and method of measuring jitter
There is provided a jitter measuring apparatus for measuring jitter in a signal-under-measurement, including a pulse generating section having first pulse generating means for detecting edges of...
|
|
|
7493524 |
Network with redundancy properties, a branching unit for a user device in a network, redundancy manager for a network with redundancy properties and method for operating a network with redundancy properties
The invention relates to a network, in particular a PA PROFIBUS network having redundant properties and a linear topology. Two line ends are connected to a redundancy manager which disconnects said...
|
|
|
7490255 |
Power efficient flow control model for USB asynchronous transfers
Embodiments comprising a memory and a USB host controller coupled to the memory. The power efficiency of a USB during asynchronous transfers is increased by limiting usage of an asynchronous...
|
|
|
7490199 |
System and method for safe removal of a removable device from a digital appliance
A method and system is introduced for allowing removal of a removable device connected to a digital appliance in a safe manner that preserves removable device integrity. There is no requirement for...
|
|
|
7490183 |
Information kit integration architecture for end-user systems
A method, system, and program product for a new intercommunication architecture in a modular computer system environment. The Information Kit is a publish-and-subscribe software bus applied as an...
|
|
|
7487253 |
Method for configuring a network element having an unknown protocol address
A method and system of simplified configuration of a network element. A network element having a direct access module and an arbitrary unknown address is coupled to a same physical subnet as a...
|
|
|
7484019 |
Expansion system that automatically allows or blocks data from the PLC host using a clamping and decoding circuit to output clamping value
A serial-connection and parallel-communication fast interface for a PLC host and an expansion device includes a PLC host, at least one expansion device and shared bus comprising address lines, data...
|
|
|
7478006 |
Controlling modular measurement cartridges that convey interface information with cartridge controllers
A cartridge controller, usable to provide an interface between a cartridge and a controller for performing industrial operations using the cartridge. The cartridge controller may include interface...
|
|
|
7475175 |
Multi-processor module
An apparatus comprises a plurality of logically independent processors, a system bus, and a cache control and bus bridge device in communication with the plurality of processors such that the cache...
|