|
Match
|
Document |
Document Title |
|
|
6985978 |
Method of optimizing topology of IEEE 1394 serial bus
A method of optimizing the topology of the IEEE 1394 serial bus having a plurality of nodes each with communication ports, comprises the steps of prioritizing the nodes according to the number of...
|
|
|
6983340 |
Method and system for extending a distance between a personal computer and a keyboard, video display, a mouse, and serial port
A system and method for extending a separation distance between a PC and its accompanying keyboard, video display, mouse and serial port, which includes an internal expansion card disposed in a PC...
|
|
|
6981077 |
Global access bus architecture
Global access bus architecture includes a master request bus and a slave request bus separated from each other and pipelined. The global access bus architecture includes packet input global access...
|
|
|
6981079 |
Critical datapath error handling in a multiprocessor architecture
A interrupt is generated for all processors in a multiprocessor system when a critical datapath experiences an error. Serialization code in the interrupt handling routine for that interrupt...
|
|
|
6981076 |
Mechanism to disable dynamically a computer audio input/output connector
An apparatus and method are presented for dynamically disabling a first audio input/output (“I/O”) connector when an audio I/O device is coupled to a second audio I/O connector, locating the...
|
|
|
6980314 |
Method and device for improving utilization of a bus
An embodiment of a bus management device permits scheduling of transactions to allow concurrent execution of the transactions. Data bus usage is scheduled by setting shift register bits. Each...
|
|
|
6981078 |
Fiber channel architecture
A fiber channel backplane configuration is capable of modular expansion, e.g., from 64 ports to 128 ports or 256 ports by a simple operation. The backplane includes connectors that provide...
|
|
|
6976102 |
Integrated circuit with auto negotiation
Method and apparatus for auto-negotiation of a programmable logic device for any of a plurality of communication protocols is described. The programmable logic device is programmed for auto...
|
|
|
6973516 |
Method and apparatus for a controller capable of supporting multiple protocols
The present invention provides a controller system including a common controller, a first interface, a second interface, and an adapter. The first interface is used to receive and to send data...
|
|
|
6972597 |
Simultaneous bidirectional input/output circuit and method
Method and apparatus for use with simultaneous bi-directional (SBD) input/output circuits are included among the embodiments. In exemplary systems, the receiver in an SBD circuit compares a bit...
|
|
|
6973523 |
Code division multiple access modem interface
A modem interface transfers data between a high data rate interface and a wireless interface. The modem interface has a plurality of parallel data highways. Each data highway has frames with time...
|
|
|
6965952 |
Bus framer
A bus framer includes an engine which extracts information from a frame of data being transmitted over a time-division multiplexed bus and a processor which retrieves the information from the...
|
|
|
6963968 |
Signal transmission device and method
A signal transmission device and method wherein the signal transmission device includes a first communication part for transmitting a signal through a number of high-speed serial buses, and a...
|
|
|
6963938 |
Information processing apparatus and method therefor
If a block read cannot be used to read out from a configuration ROM information, the number of times of issue of a quadlet read request increases. This degrades the processing efficiently of a...
|
|
|
6961659 |
Method and system of remote position reporting device
A remote position monitoring system, method, and computer-program product using a global position satellite receiver and information from at least two global position satellites to determine a...
|
|
|
6961749 |
Scalable file server with highly available pairs
The invention provides a file server system and a method for operating that system, which is easily scalable in number and type of individual components. A plurality of file servers are coupled...
|
|
|
6959359 |
Software prefetch system and method for concurrently overriding data prefetched into multiple levels of cache
A cache memory control technology by which set residing data/reset residing data in a cache memory can be executed by individual users. In this system, by execution of set residing data and reset...
|
|
|
6957289 |
Bus system having improved control process
The invention provides a bus system comprising a controller; a high speed data transfer bus, the data transfer bus being subject to one or more inherent physical-layer configuration constraints for...
|
|
|
6957162 |
Low-impact analyzer interface
Disclosed is a method and apparatus for providing a universal SCSI bus interface in which bus performance is not degraded, and the analyzer is not negatively influenced by post processing while...
|
|
|
6957288 |
Embedded control and monitoring of hard disk drives in an information handling system
The need for a SAF-TE processor embedded on a SCSI backplane of a hot-swap hard disk drive enclosure is eliminated by utilizing the functionality of a RAID on motherboard (ROMB) controller and an...
|
|
|
6950891 |
Signal routing between a memory control unit and a memory device
A computer system includes a processor and a multi-layer circuit board having a memory unit, a memory control unit, and a data bus coupling the memory control unit to the memory unit. A first...
|
|
|
6948047 |
Apparatus for providing a CPU cluster via a disk I/O bus using a CPU brick which fits into a disk cavity
A general purpose computer apparatus including a central processing unit, a main memory and a system bus. The general purpose computer apparatus further includes means for interfacing the central...
|
|
|
6947391 |
Method of optimizing a network
An optimized network ( 300 ), includes providing a switch card topology ( 350 ) having a plurality of switching elements ( 305 ), where the plurality of switching elements are arranged to form a...
|
|
|
6944003 |
Semiconductor integrated circuit with voltage-detecting circuit and signal transmitting and receiving system
A first semiconductor integrated circuit is connected to a second semiconductor integrated circuit with a cable. In the first semiconductor integrated circuit, when a power supply voltage becomes...
|
|
|
6944695 |
Method and apparatus for connecting devices to a bus
A two-wire serial (TWS) bus allows bus mastering by any device on the bus utilizing pull-ups. The bus is actively driven low, but typically pulled high by pull-up resistors for each device on the...
|
|
|
6941400 |
Modular data acquisition system
In a modular data acquisition system ( 4 ), a module comprises at least one analog-to-digital converter ( 12 ) for converting an analog input signal (IN 1 , IN 2 , IN 3 , IN 4 ) into a digital...
|
|
|
6941424 |
System, method, and computer program product for high speed DMA-based backplane messaging
A system and method of enhanced backplane messaging among a plurality of computer boards communicating over a common bus uses a set of pre-allocated buffers on each computer board to receive...
|
|
|
6941401 |
Information processing apparatus and for-use-on-main-apparatus-body identifier production method therefor
Disclosed are an information processing apparatus and an identifying method therefor that are used on a network. With preferential use of the identifier of a network card, the degree of...
|
|
|
6938132 |
Memory co-processor for a multi-tasking system
A co-processor (also called “memory co-processor”) provides an interface to a memory, by executing instructions on data held in the memory. The co-processor uses a specified address to fetch...
|
|
|
6938110 |
Virtual processor through USB
The invention relates to a virtual processor through USB (VPTU), which is installed in a peripheral with USB interface specifications and comprises an I/O instruction decoding unit for decoding or...
|
|
|
6934780 |
External memory engine selectable pipeline architecture
An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein...
|
|
|
6931467 |
Memory integrated circuit device which samples data upon detection of a strobe signal
A system and method for performing data transfers within a computer system is provided. The system includes a controller configured to dynamically adjust the interleave of the communications...
|
|
|
6930507 |
Thevenins receiver
A termination network has multiple resistors forming multiple voltage dividers with a common node. Half of the resistors are coupled to the positive power supply voltage with P channel field effect...
|
|
|
6931466 |
Reprogrammable input-output pins for forming different chip or board interfaces
Disclosed is a reprogrammable I/O system for a chip or board system that can be reprogrammed to simulate many I/O interfaces in firmware. The reprogrammable I/O system comprises an I/O cluster, an...
|
|
|
6928507 |
Information handling system having integrated internal scalable storage system
An information handling system having an integrated internal scalable switching storage system is disclosed. The information handling system includes a housing, a processor disposed in the housing...
|
|
|
6928497 |
Computer system bus interface and control method therefor
When a device ID of a second, or subsequent, host computer contends with a device ID of another device that can be connected to a SCSI bus, a reset signal (RST) is applied to a SCSI control bus...
|
|
|
6925512 |
Communication between two embedded processors
A system including at least two processing units embedded on a chip able to communicate with each other and to generally independently control access to data from memory on the chip.
|
|
|
6922398 |
Optimized switch card
An optimized network ( 300 ), includes providing a switch card topology ( 350 ) having a plurality of switching elements ( 305 ), where the plurality of switching elements are arranged to form a...
|
|
|
6920626 |
Method for re-encoding a decoder
A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making...
|
|
|
6920512 |
Computer architecture and system for efficient management of bi-directional bus
An efficient system and method for managing reads and writes on a bi-directional bus to optimize bus performance while avoiding bus contention and avoiding read/write starvation. In particular, by...
|
|
|
6920511 |
Method and apparatus for controlling communications in data storage complexes
A controller for positioning on a shelf of a cabinet within a mass storage system for controlling communication among device enclosures in a reporting group. The controller includes an interface to...
|
|
|
6917546 |
Memory device and memory system
In a memory device which is used with the memory device connected to a data bus, the memory device includes an active termination circuit for terminating the memory device when the active...
|
|
|
6915362 |
System to aggregate keyboard video mouse (KVM) control across multiple server blade chassis
A system for externally controlling keyboard video monitor (KVM) functions within a server blade architecture. The system includes an external KVM controller and a server blade chassis coupled to...
|
|
|
6915363 |
System for selectively controlling spin-up control for data storage devices in an array using predetermined out of band (OOB) signals
A data storage device array includes a number of data storage devices. Each of the disc drives is operable to spin-up its spindle motor in response to the successful communication of predetermined...
|
|
|
6914784 |
Data storage system cabinet
A cabinet having a plurality of rack mountable chassis. One portion of such chassis has directors and electrically interconnected memory and another portion of such chassis has a plurality of disk...
|
|
|
6915355 |
Automation equipment equipped with a USB link for monitoring and control in an automation application
Automation equipment executes a real-time program for carrying out monitoring/control in an automation application. The automation equipment includes a USB connector connected via a USB bus driver...
|
|
|
6912608 |
Methods and apparatus for pipelined bus
Techniques for a pipelined bus which provides a very high performance interface to computing elements, such as processing elements, host interfaces, memory controllers, and other...
|
|
|
6912607 |
Method and apparatus for ascertaining the status of multiple devices simultaneously over a data bus
Techniques are provided for simultaneously ascertaining the status of a plurality of devices coupled to a data bus. A master device transmits at least one status request message over the data bus...
|
|
|
6910126 |
Programming methodology and architecture for a programmable analog system
A method of programming a programmable analog device that introduces on a single chip a set of tailored analog blocks and elements that can be configured and reconfigured in different ways to...
|
|
|
6904472 |
Receiving device for receiving data
A description is given of a receiving device for receiving data. The receiving device extracts from the received data a specific part thereof and, depending on the content of the extracted data,...
|