Match Document Document Title
6965952 Bus framer  
A bus framer includes an engine which extracts information from a frame of data being transmitted over a time-division multiplexed bus and a processor which retrieves the information from the...
6963938 Information processing apparatus and method therefor  
If a block read cannot be used to read out from a configuration ROM information, the number of times of issue of a quadlet read request increases. This degrades the processing efficiently of a...
6963968 Signal transmission device and method  
A signal transmission device and method wherein the signal transmission device includes a first communication part for transmitting a signal through a number of high-speed serial buses, and a...
6961749 Scalable file server with highly available pairs  
The invention provides a file server system and a method for operating that system, which is easily scalable in number and type of individual components. A plurality of file servers are coupled...
6959359 Software prefetch system and method for concurrently overriding data prefetched into multiple levels of cache  
A cache memory control technology by which set residing data/reset residing data in a cache memory can be executed by individual users. In this system, by execution of set residing data and reset...
6957162 Low-impact analyzer interface  
Disclosed is a method and apparatus for providing a universal SCSI bus interface in which bus performance is not degraded, and the analyzer is not negatively influenced by post processing while...
6957289 Bus system having improved control process  
The invention provides a bus system comprising a controller; a high speed data transfer bus, the data transfer bus being subject to one or more inherent physical-layer configuration constraints...
6957288 Embedded control and monitoring of hard disk drives in an information handling system  
The need for a SAF-TE processor embedded on a SCSI backplane of a hot-swap hard disk drive enclosure is eliminated by utilizing the functionality of a RAID on motherboard (ROMB) controller and an...
6950891 Signal routing between a memory control unit and a memory device  
A computer system includes a processor and a multi-layer circuit board having a memory unit, a memory control unit, and a data bus coupling the memory control unit to the memory unit. A first...
6948047 Apparatus for providing a CPU cluster via a disk I/O bus using a CPU brick which fits into a disk cavity  
A general purpose computer apparatus including a central processing unit, a main memory and a system bus. The general purpose computer apparatus further includes means for interfacing the central...
6947391 Method of optimizing a network  
An optimized network (300), includes providing a switch card topology (350) having a plurality of switching elements (305), where the plurality of switching elements are arranged to form a switch...
6944003 Semiconductor integrated circuit with voltage-detecting circuit and signal transmitting and receiving system  
A first semiconductor integrated circuit is connected to a second semiconductor integrated circuit with a cable. In the first semiconductor integrated circuit, when a power supply voltage becomes...
6944695 Method and apparatus for connecting devices to a bus  
A two-wire serial (TWS) bus allows bus mastering by any device on the bus utilizing pull-ups. The bus is actively driven low, but typically pulled high by pull-up resistors for each device on the...
6941424 System, method, and computer program product for high speed DMA-based backplane messaging  
A system and method of enhanced backplane messaging among a plurality of computer boards communicating over a common bus uses a set of pre-allocated buffers on each computer board to receive...
6941400 Modular data acquisition system  
In a modular data acquisition system (4), a module comprises at least one analog-to-digital converter (12) for converting an analog input signal (IN1, IN2, IN3, IN4) into a digital signal (OUT1,...
6941401 Information processing apparatus and for-use-on-main-apparatus-body identifier production method therefor  
Disclosed are an information processing apparatus and an identifying method therefor that are used on a network. With preferential use of the identifier of a network card, the degree of...
6938132 Memory co-processor for a multi-tasking system  
A co-processor (also called “memory co-processor”) provides an interface to a memory, by executing instructions on data held in the memory. The co-processor uses a specified address to fetch data...
6938110 Virtual processor through USB  
The invention relates to a virtual processor through USB (VPTU), which is installed in a peripheral with USB interface specifications and comprises an I/O instruction decoding unit for decoding or...
6934780 External memory engine selectable pipeline architecture  
An external memory engine selectable pipeline architecture provides external memory to a multi-thread packet processor which processes data packets using a multi-threaded pipelined machine wherein...
6930507 Thevenins receiver  
A termination network has multiple resistors forming multiple voltage dividers with a common node. Half of the resistors are coupled to the positive power supply voltage with P channel field...
6931466 Reprogrammable input-output pins for forming different chip or board interfaces  
Disclosed is a reprogrammable I/O system for a chip or board system that can be reprogrammed to simulate many I/O interfaces in firmware. The reprogrammable I/O system comprises an I/O cluster, an...
6931467 Memory integrated circuit device which samples data upon detection of a strobe signal  
A system and method for performing data transfers within a computer system is provided. The system includes a controller configured to dynamically adjust the interleave of the communications...
6928507 Information handling system having integrated internal scalable storage system  
An information handling system having an integrated internal scalable switching storage system is disclosed. The information handling system includes a housing, a processor disposed in the housing...
6928497 Computer system bus interface and control method therefor  
When a device ID of a second, or subsequent, host computer contends with a device ID of another device that can be connected to a SCSI bus, a reset signal (RST) is applied to a SCSI control bus...
6925512 Communication between two embedded processors  
A system including at least two processing units embedded on a chip able to communicate with each other and to generally independently control access to data from memory on the chip.
6922398 Optimized switch card  
An optimized network (300), includes providing a switch card topology (350) having a plurality of switching elements (305), where the plurality of switching elements are arranged to form a switch...
6920511 Method and apparatus for controlling communications in data storage complexes  
A controller for positioning on a shelf of a cabinet within a mass storage system for controlling communication among device enclosures in a reporting group. The controller includes an interface...
6920626 Method for re-encoding a decoder  
A command user interface with via mask programmability includes a decoder with transistors selectively coupleable to one of an input or its complement. This is accomplished in one way by making...
6920512 Computer architecture and system for efficient management of bi-directional bus  
An efficient system and method for managing reads and writes on a bi-directional bus to optimize bus performance while avoiding bus contention and avoiding read/write starvation. In particular, by...
6917546 Memory device and memory system  
In a memory device which is used with the memory device connected to a data bus, the memory device includes an active termination circuit for terminating the memory device when the active...
6915362 System to aggregate keyboard video mouse (KVM) control across multiple server blade chassis  
A system for externally controlling keyboard video monitor (KVM) functions within a server blade architecture. The system includes an external KVM controller and a server blade chassis coupled to...
6915355 Automation equipment equipped with a USB link for monitoring and control in an automation application  
Automation equipment executes a real-time program for carrying out monitoring/control in an automation application. The automation equipment includes a USB connector connected via a USB bus driver...
6915363 System for selectively controlling spin-up control for data storage devices in an array using predetermined out of band (OOB) signals  
A data storage device array includes a number of data storage devices. Each of the disc drives is operable to spin-up its spindle motor in response to the successful communication of predetermined...
6914784 Data storage system cabinet  
A cabinet having a plurality of rack mountable chassis. One portion of such chassis has directors and electrically interconnected memory and another portion of such chassis has a plurality of disk...
6912608 Methods and apparatus for pipelined bus  
Techniques for a pipelined bus which provides a very high performance interface to computing elements, such as processing elements, host interfaces, memory controllers, and other...
6912607 Method and apparatus for ascertaining the status of multiple devices simultaneously over a data bus  
Techniques are provided for simultaneously ascertaining the status of a plurality of devices coupled to a data bus. A master device transmits at least one status request message over the data bus...
6910126 Programming methodology and architecture for a programmable analog system  
A method of programming a programmable analog device that introduces on a single chip a set of tailored analog blocks and elements that can be configured and reconfigured in different ways to...
6904480 Testing a bus using bus specific instructions  
A system for generating transactions on a bus includes at least one instruction memory storing predefined bus stimuli instructions and at least one phase generator coupled between the bus and the...
6904487 Apparatus and method for generating distributed traffic  
An apparatus and method for generating distributed traffic in nodes coupled to a bus, wherein one node reads information on other nodes and generates traffic, includes a bus interface unit and a...
6904472 Receiving device for receiving data  
A description is given of a receiving device for receiving data. The receiving device extracts from the received data a specific part thereof and, depending on the content of the extracted data,...
6904325 Method for optimizing ECU parallel flash programming arrangement on a CAN-based vehicle serial bus in general assembly  
A parallel flash programming system for use in motor vehicle assembly includes an input receptive of information relating to a predetermined number of processors connected to a system bus,...
6903955 Semiconductor memory device having consistent skew over entire memory core  
A semiconductor memory device including a memory core, a data input circuit, a data output circuit, at least one data input/output line, at least one row control signal and at least one column...
6898658 Method to prevent net update oscillation  
A method for preventing net update oscillation of a bus bridge by competing net update messages is presented. The method includes the steps of (a) determining whether a particular portal is a...
6898766 Simplifying integrated circuits with a common communications bus  
When integrating a peripheral, it is common practice to use a fully custom design. Custom designs typically optimize performance, size, and energy usage. However, custom designs are more expensive...
6895456 System supporting multicast master cycles between different busses in a computer system  
A computer system with a plurality of peripheral busses is adapted to permit multicast signals to be transmitted by a device on one peripheral bus to multiple devices on the other peripheral bus....
6895365 Systems and methods for analyzing data of an SPI data bus  
Systems and methods for analyzing data transferred through an SPI data bus are presented. In one exemplary preferred embodiment of the invention, an SPI data probe imitates an SPI device coupled...
6895457 Bus interface with a first-in-first-out memory  
A system includes a multithreaded processor. The multithreaded processor includes a plurality of microengines, a memory controller, a first bus interface and a second bus interface. The second bus...
6892265 Configurable connectorized I/O system  
A system for making interconnections between an input/output module and a first device and a second device wherein the system uses standard cables and connectors. The input/output module includes...
6889274 Signal processing circuit  
A signal processing circuit having a data input-output (I/O) circuit, a microprocessor, a dedicated processing circuit, a local memory, and a memory access control circuit interconnected over a...
6889380 Delaying loading of host-side drivers for cluster resources to avoid communication failures  
A cluster includes hosts, a fabric including switches with forwarding tables, and I/O enclosures. I/O controllers that are within the I/O enclosures are assigned to the hosts by a subnet manager....