Match Document Document Title
6256681 Data buffer for programmable memory  
A memory buffer and method are provided that interface input/output buffers and sense amplifiers of a multi-state programmable memory and sense amplifiers. The memory buffer includes switch...
6249836 Method and apparatus for providing remote processing of a task over a network  
A method and apparatus for providing remote, distributed processing of a task by employing a wide area network (e.g., the Internet). A resource provider initiates the process by sending an...
6247088 Bridgeless embedded PCI computer system using syncronous dynamic ram architecture  
An improved computing system is provided that includes an embedded PCI device without the use of a PCI bridge to isolate the PCI device from the CPU and the system memory devices. This is...
6240470 Magnetic disk control unit, and firmware active-interchange method therefor  
The present invention relates to a magnetic disk control unit which can accomplish active interchange of firmwares. Thus, in this invention, a firmware constituting the magnetic disk control unit...
6237051 Asset tracking within and across enterprise boundaries  
A unique data label is affixed to each tracked asset and a unique data label for each location in the enterprise, both real and virtual locations. Location history data of the asset is related to...
6237046 Input/output control apparatus managing cache memory utilizing a spare hash table for operations if first hash table enters a synonym state  
When an input/output request of a channel adapter causes a mishit on a cache and a staging amount by a device adapter reaches a predetermined amount, the cache is set into a hit status and the...
6230218 Apparatus for transferring execution of certain channel functions to a control unit and having means for combining certain commands and data packets in one sequence  
The present invention provides for an apparatus for transferring information in a network computing system environment. The apparatus comprises of a main storage and an information transfer...
6230215 On-demand transfer engine  
An on-demand transfer (ODT) engine is located in each peripheral in a host/peripheral system communicating using a burst mode bus, e.g., a PCI bus. Each peripheral transfers blocks by setting,...
6230214 Portable electronic devices  
A data transmission system comprising a mobile communication device such as a mobile telephone 1, having an infra-red input/output communications port 3 arranged in a first mode of operation to...
6223234 Apparatus for the hot swap and add of input/output platforms and devices  
A software architecture for the hot add and swap of I2 O compliant input/output platform and adapters. The software architecture allows users to replace failed components, upgrade outdated...
6219719 Method and system for managing a group of computers  
The system and method of this invention automatically manages a group of computers by automatically gathering data, storing the data, analyzing the stored data to identify specified conditions,...
6219720 Core logic unit with internal register for peripheral status  
One embodiment of the present invention provides a computer system that maintains status information for several peripheral devices in a status register, which is located within a core logic unit...
6219727 Apparatus and method for computer host system and adaptor interrupt reduction including clustered command completion  
The number of interrupts are controlled by delaying communication of the interrupt to the host computer or processor according to predetermined rules. This reduces the processing overhead and...
6216176 Method of passing right to use input/output port between softwares  
Usually, only a printer driver can use an I/O port LPT1 connected with a printer. Therefore, an operation system of a personal computer does not anticipate a scanner driver, for example, using the...
6209055 Method and apparatus for reducing noise induced among conductive lines  
For transmitting information on a plurality of integrated circuit conductive lines, n conductive lines are provided on a path in an integrated circuit. The path has first and second portions, and...
6202105 Host adapter capable of simultaneously transmitting and receiving data of multiple contexts between a computer bus and peripheral bus  
A host adapter has receive and transmit data paths, each of which includes a buffer (formed of storage elements) for temporarily holding the data being transferred by the host adapter. The host...
6199118 System and method for aligning an initial cache line of data read from an input/output device by a central processing unit  
A computer is provided having a bus interface unit coupled between a CPU bus, a PCI bus and/or a graphics bus. The bus interface unit includes controllers linked to the respective busses and...
6189049 Method for operating processor with internal register for peripheral status  
One embodiment of the present invention provides a method that maintains status information for peripheral devices in a status register, which is located within a central processing unit in the...
6188387 Computer input peripheral  
Data is transmitted from a mouse to a host computer in accordance with a 3-byte packet protocol. The first byte includes bits indicating the status of first and second buttons on the mouse. The...
6185627 Analog and digital audio auto sense  
A method and apparatus for selectively sending a first signal or a second signal to an output signal are described. An electrical characteristic of a device coupled to the output is determined,...
6185628 Controllerless modem with general purpose computer executing modem controller code and virtualized dart communicating data to/from modem controller code  
A computer system implements a standard modem without the use of a microcontroller. Instead, a digital signal processor is provided on an expansion card, but with direct links to the computer...
6185632 High speed communication protocol for IEEE-1394 including transmission of request and reply writes to a datagram-FIFO-address to exchange commands to end a job  
A method of transferring image data between an initiator device and a target device using a IEEE 1394 standard bus. The present invention combines management functions, command functions, and...
6182170 Method for replacing program in portable information terminal using utility program and new program received via communication unit and determining utility program appropriateness for replacement  
There is provided a method for replacing a program stored in portable information terminal including a communication unit for transmitting to and receiving data from an external device, a memory...
6178465 Image processors for reading and outputting data  
An image processor which reads and outputs image data. Only by inputting a keyword which causes us to associate an image intuitively, the image processor produces and outputs an image based on a...
6178471 Method of sharing buffers for the streaming of unchanged data  
Downstream buffer objects are slaved with the immediate upstream buffer object using a conventional "write remaining" method. The write remaining method can be invoked from each of a plurality of...
6169929 Automatic polling for user interrupts in a programmable controller using relay ladder logic  
A programmable controller includes memory for storing a ladder logic control program having a plurality of ladder logic instruction rungs. Each rung begins with a start of rung (SOR) instruction....
6157962 Multipath I/O storage systems with multiipath I/O request mechanisms  
A data processing system having multiple independent paths for communication between a host and a plurality of storage devices where each path has its own queue for servicing requests generated by...
6157968 Interface with selector receiving control words comprising device identifiers for determining corresponding communications parameter set for interface port transfer of data words to peripheral devices  
A computer system (100) comprises a processor (110), a memory (300), an interface (101) and peripheral devices (120-1, 120-2, 120-3). The interface has a pointer generator (160), a port (150), a...
6141691 Apparatus and method for controlling transfer of data between and processing of data by interconnected data processing elements  
An interface enables asynchronous data processing elements to be interconnected using an interconnection protocol that controls the flow of data between the processing elements. The flow control...
6138172 Data output control device with a plurality of queues and queues number lists  
The present invention is directed to a data output control device which stores input data within a queue, before outputting data to an output circuit from a queue that is storing data, so as to...
6134604 Communication apparatus for communicating with a plurality of communication control units cascade-connected  
A communicating apparatus for performing a serial communication with a plurality of communication control units which are cascade connected, including a communicating unit for performing a serial...
6134613 Combined video processing and peripheral interface card for connection to a computer bus  
A bus card for connecting to a local bus of a computer system comprises a connector for connecting to the local bus, a peripheral interface controller for enabling communication between a...
6131127 I/O transactions on a low pin count bus  
A system having a bus coupled to a host and a peripheral controller device each coupled to a bus. The bus includes a plurality of general purpose signal lines to carry time-multiplexed address,...
6131135 Arbitration method for a system with two USB host controllers  
A method and apparatus for coupling multiple USB host controllers to a high speed bus is described. The apparatus uses a USB arbiter to couple multiple USB host controllers to the high speed bus.
6128669 System having a bridge with distributed burst engine to decouple input/output task from a processor  
An apparatus for decoupling input/output (I/O) from host processing through main memory. A command packet architecture and distributed burst engine for communicating data to an I/O device without...
6126332 Apparatus and method for automatically disconnecting address and data buses in a multimedia system when docking with a portable personal computer  
A flexible multimedia presentation system is configured to be releasably secured to a portable personal computer to provide additional features, such as a PCMCIA interface, a port replicator and...
6123735 Method for simulating bus traffic  
A dynamic hardware emulation model (10) to be used with a hardware simulator for testing a user device (26) under test. A programming interface (12) controls a memory pool (14) and a command...
6112254 Method of detecting characteristics of liquids in pipes and pump controlling  
In order to determine the nature of fluid passing through a pipe, for example whether material being pumped through a pipe is sludge or liquid phase, high frequency ultrasonic pulses from a...
6108716 Data processing unit  
A keyboard-detachable data processing unit which keeps a display unit stable under any condition. A link mechanism linking a system unit and a display unit comprises a guide which runs from front...
6105099 Method for synchronizing use of dual and solo locking for two competing processors responsive to membership changes  
To satisfy host requests, two competing processors self-manage access to a shared resource. Each processor maintains a lock table listing that processor's access state regarding the shared...
6101560 Partitioned PC game port  
An apparatus includes a game port interface and a bus. The game port interface includes first and second game port portions. The first game port portion is on a first integrated circuit and...
6098113 Apparatus and method for address translation and allocation for a plurality of input/output (I/O) buses to a system bus  
Multiple subsystem I/O (Input/Output) buses are coupled to one or more system buses of a computer system by interface circuits which perform necessary decoding of memory space and I/O...
6098133 Secure bus arbiter interconnect arrangement  
An apparatus is provided to handle classes of data in computer systems that must not be permitted to intermingle due to their security classifications or criticality of their data content, as in...
6085257 Enhanced receiving chip for a computer monitor  
An improved transceiver that is tightly integrated into an enhanced receiving chip for a computer monitor. The transceiver includes a receiver having a first input port for receiving serialized...
6085265 System for handling an asynchronous interrupt a universal serial bus device  
A system and method for establishing communication between a host computer and a peripheral device. The host computer includes logic for associating an attached peripheral device with one of a...
6085332 Reset design for redundant raid controllers  
A reset circuit implemented in a RAID controller configured for dual active operation. The reset circuit generates a reset pulse with a relatively invariant pulse width that is coupled to the...
6085248 Media access control transmitter and parallel network management system  
Disclosed is a transmit media access controller having a transmit interface unit configured to receive packet data, transfer control signals and control information from an upper layer. The...
6081896 Cryptographic processing system with programmable function units and method  
A programmable cryptographic system (100) provides high performance cryptographic processing support for cryptographic algorithms. Two or more independent cryptographic algorithms may be performed...
6081848 Striping packets of data across multiple virtual channels  
An I/O unit for transporting a data block having a plurality of data packets across an interconnect includes an I/O controller and a memory coupled to the I/O controller for storing the data...
6078965 Transmission line system for printed circuits  
A branched transmission line, used for delivering control signals to integrated memory circuits. Memory circuits require control signals, which are delivered on control lines. If multiple memory...