|
Match
|
Document |
Document Title |
|
|
4811266 |
Multifunction arithmetic indicator
A multifunction arithmetic indicator that is associated with and controlled by an arithmetic logic unit (ALU) to store standard arithmetic indicator information such as overflow, carry, arithmetic...
|
|
|
4811211 |
On-line overflow response system and ALU branching structure
A computer is sped up by reducing significantly the time necessary for the computer to detect and respond to an overflow following an ALU operation of a type which generates an overflow. This is...
|
|
|
4797652 |
Status register bit and delta
A unique circuit that unambiguously provides an output status bit and an output delta bit in response to an input data signal. This circuit does not require the use of a one shot. The circuit...
|
|
|
4789956 |
Maximum negative number detector
Prior to normalizing floating point number, a maximum negative number detector is employed. In order to determine whether a number is a maximum negative number, the inventive scheme examines the...
|
|
|
4788655 |
Condition code producing system
A condition code producing system for an arithmetic unit which is controlled by a micro program and operate on binary floating point data produces a condition code having a plurality of bits and...
|
|
|
4683547 |
Special accumulate instruction for multiple floating point arithmetic units which use a putaway bus to enhance performance
A data processing system includes a multiple floating point arithmetic unit with a putaway and a bypass bus, which includes a new instruction for handling multiple multiply or divide instructions....
|
|
|
4608660 |
Data processing system with condition data setting function
A data processing system with a condition data setting function is provided. In the system, a microprogram memory designed stores a plurality of specific subtraction micro-instructions for...
|
|
|
4592008 |
Overflow detector for algebraic adders
An MOS high-speed overflow detector for algebraic adders which add two binary numbers (a,b) in two's complement notation and contain one full adder per digit which provides a sum signal (s) and a...
|
|
|
4592005 |
Masked arithmetic logic unit
An improved masked arithmetic logic unit is disclosed which incorporates at least three principle unique features to optimize implementation in a high speed environment. These features are (1) the...
|
|
|
4589087 |
Condition register architecture for a primitive instruction set machine
A mechanism including an expanded condition register for use in a reduced instruction set computing system which facilitates the performance of single machine cycle instructions on the system and...
|
|
|
4580215 |
Associative array with five arithmetic paths
An associative processor array including M rows and N columns of identical processing cells with each cell connected horizontally to its left and right to a neighboring cell. Each cell includes a...
|
|
|
4507731 |
Bidirectional data byte aligner
A byte-addressable memory system having an array of transceivers with control logic which enables memory to be addressable on individual byte boundaries rather than on two byte (word) or four byte...
|
|
|
4460970 |
Digital data processing system using unique techniques for handling the leading digits and the signs of operands in arithmetic operations
In a data processing system, an arithmetic logic means which determines the numbers of leading digits containing zero numeric values and the signs of operands supplied thereto and which discards...
|
|
|
4407018 |
Digital signal processor suited for LSI fabrication
A digital signal processor is disclosed suited for LSI fabrication comprising a data input circuit for carrying out scaling on a plurality of serial data supplied through a first external terminal...
|
|
|
4323981 |
Central processing unit with improved ALU circuit control
An information processor is provided with a plurality of ALU chips under control of a microprogram and an ALU control circuit for controlling the ALU chips. The ALU control circuit responds to data...
|
|
|
4291385 |
Calculator having merged key codes
A hand-held, programmable, electronic calculator is capable of performing a larger number of functions than the number of keys on its keyboard and has one or more prefix keys to allow one function...
|
|
|
4238832 |
Time data processing apparatus
A time data processing apparatus comprises a time-keeping memory for storing time data, a time-keeping circuit for renewing the time data read out from the time-keeping memory and writing the...
|
|
|
4202035 |
Modulo addressing apparatus for use in a microprocessor
A microprocessor with a two bus structure and modulo addressing hardware which converts any section of main memory into an apparent circular address space for use as a five-fold data register. The...
|
|
|
4178633 |
Programmable calculator including multifunction keys
An adaptable programmable calculator is provided by employing modular read-write and read-only memory units capable of being expanded to provide the calculator with additional program and data...
|
|
|
4161031 |
Programmable calculator including boolean flag variable means
An adaptable programmable calculator is provided by employing modular read-write and read-only memory units capable of being expanded to provide the calculator with additional program and data...
|
|
|
4041461 |
Signal analyzer system
A signal analyzer system is disclosed which includes an arithmetic processor containing a plurality of pipeline processor elements in parallel array with each element connected to a respective...
|
|
|
4037094 |
Multi-functional arithmetic and logical unit
A computing system includes a central processor unit (CPU) in combination with external memory units. The CPU includes an arithmetic logic (ALU), an instruction register, a random access memory,...
|
|
|
3983382 |
Adder with fast detection of sum equal to zeroes or radix minus one
Logic circuits in an adder for use in data processing for the detection of a sum of all ZEROES together with the mathematics upon which the circuits are based. Circuits and mathematics are also...
|
|
|
3789206 |
THRESHOLD LOGIC OVERFLOW DETECTOR FOR A THREE-INPUT ADDER
A threshold logic overflow detector for a three-input adder is a combination of storage-processor elements and a pair of busses arranged so that three input-word sign-bits, a sum-word sign-bit, and...
|
|
|
3762637 |
DUAL-FUNCTION KEYS FOR SIGN CHANGE AND CORRECTION OF ERRONEOUS ENTRIES
An electronic calculator of small size with a limited number of keys may include logic such that a second operation of a decimal point key during entry causes a sign change and/or such that...
|
|
|
2905383 |
Register zero test
|