|
Match
|
Document |
Document Title |
|
|
6792443 |
Economical on-the-fly rounding for digit-recurrence algorithms
Apparatus and methods are provided for an improved on-the-fly rounding technique for digit-recurrence algorithms, such as division and square root calculations. According to one embodiment, only...
|
|
|
6405305 |
Rapid execution of floating point load control word instructions
A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating...
|
|
|
6233672 |
Piping rounding mode bits with floating point instructions to eliminate serialization
A floating point unit is provided which conveys the rounding mode in effect upon dispatch of a particular instruction with that particular instruction into the execution pipeline of the floating...
|
|
|
6141670 |
Apparatus and method useful for evaluating periodic functions
A computer and a method of using the computer to reduce an original argument to obtain a periodic function of the argument. A special number P j is employed that is close to a nontrivial...
|
|
|
6134573 |
Apparatus and method for absolute floating point register addressing
An apparatus and method for improving the execution of floating point instructions in a microprocessor is provided. During decode of a floating point instruction, translation logic generates...
|
|
|
6105047 |
Method and apparatus for trading performance for precision when processing denormal numbers in a computer system
An apparatus to improve the speed of handling of denormal numbers in a computer system, the apparatus comprising a mode bit and a selector, the mode bit set when denormals are to be replaced by...
|
|
|
6029243 |
Floating-point processor with operand-format precision greater than execution precision
A floating-point processor nominally capable of single and double, but not extended, precision execution stores operands in extended-precision format. A format converter converts single and double...
|
|
|
6021422 |
Partitioning of binary quad word format multiply instruction on S/390 processor
There is a unique partitioning problem in determining how to execute the floating point multiply instruction defined by IEEE 754 standard for the quad word format on a S/390 processor. Several...
|
|
|
5761105 |
Reservation station including addressable constant store for a floating point processing unit
A reservation station with an addressable constant store enables the provision of floating point constants to arithmetic units in a floating point unit of a superscalar processor. Floating point...
|
|
|
5740093 |
128-bit register file and 128-bit floating point load and store for quadruple precision compatibility
A technique for providing adaptive 128-bit load and store operations to support architecture extensions for computations on a 128-bit quadruple precision format, in which a single set of load and...
|
|
|
5301137 |
Circuit for fixed point or floating point arithmetic operations
An operation circuit for performing either fixed or floating point mathematical operations, having a mode control function for a multiplier including a multiplier, an arithmetic logic unit (ALU)...
|
|
|
5121351 |
Floating point arithmetic system
A floating point arithmetic system including an operating processor for effecting the floating point operation, a memory device for storing data to be operated and a processing device for...
|
|
|
5068819 |
Floating point apparatus with concurrent input/output operations
In a data processing system, a method for performing a series of operation sequence results and providing such results including the steps of (1) computing the results for each sequence of...
|
|
|
RE33629 |
Numeric data processor
A floating point, integrated, arithmetic circuit is organized around a file format having a floating point numeric domain exceeding that of any single or double precision floating point numbers,...
|
|
|
5025407 |
Graphics floating point coprocessor having matrix capabilities
A graphics coprocessor designed to work in conjunction with a host graphic processor in a graphics system. The coprocessor is adapted to perform arithmetic calculations including matrix...
|
|
|
4961162 |
Multiprocessing system for performing floating point arithmetic operations
A data processing system including a first processor that performs fixed point arithmetic operations and a second processor that performs floating point arithmetic operations. These two processors...
|
|
|
4942547 |
Multiprocessors on a single semiconductor chip
A data processing system includes the functionality of a commercial instruction processor, a scientific instruction processor and a basic instruction processor integrated into a single...
|
|
|
4916652 |
Dynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architectures
A dynamic multiple instruction stream, multiple data, multiple pipeline (MIMD) apparatus simultaneously executes more than one instruction associated with a multiple number of instruction streams...
|
|
|
4907185 |
Program-controlled computer with an interrupt capability for floating-point operation
A program-controlled computer includes a first unit for executing an addition or a substraction on a first floating-point data and a second floating-point data inputted thereto, a second unit for...
|
|
|
4901235 |
Data processing system having unique multilevel microcode architecture
A data processing system which includes a central processor unit which has an arithmetic logic unit (ALU) for performing fixed point arithmetic operations and a separate floating point unit (FPU)...
|
|
|
4870608 |
Method and apparatus for floating point operation
Method and apparatus for floating point operation for calculating an approximate solution in a given argument of a function. An operation unit for carrying out floating point logical operation and...
|
|
|
4858163 |
Serial arithmetic processor
A serial arithmetic processor arranged to perform the complex arithmetic functions of the Adaptive Differential Pulse Coded Modulation (ADPCM) algorithm. The serial arithmetic processor includes a...
|
|
|
4777613 |
Floating point numeric data processor
A numeric data processor having an execution unit adapted to efficiently execute the complete set of floating point operations recommended by the IEEE Standard for Binary Floating-Point Arithmetic,...
|
|
|
4773035 |
Pipelined data processing system utilizing ideal floating point execution condition detection
An instruction execution unit receives instructions and, in turn, provides a sequence of control words to specify the sequential processing of the operand data provided with the instruction. A...
|
|
|
4763294 |
Method and apparatus for floating point operations
An information processing system having a memory for storing instructions and operands, a central processor unit which includes a mechanism for fetching and decoding instructions and operands and a...
|
|
|
4488252 |
Floating point addition architecture
Parallel shifter architecture in an arithmetic unit of a digital computer for processing floating point mantissas. An arithmetic-logic unit (ALU) in series with shifting means functions in...
|
|
|
4476537 |
Fixed point and floating point computation units using commonly shared control fields
A data processing system using separate fixed point and floating point computation units and a single control store means for controlling the operations of both units, the units being responsive to...
|
|
|
4476523 |
Fixed point and floating point computation units using commonly shared control fields
A data processing system using separate fixed point and floating point computation units and a single control store means for controlling the operations of both units, the units being responsive to...
|
|
|
4413326 |
Floating point division control
An improved means and method for accomplishing floating point calculations in computational apparatus includes a primary microprocessor and a secondary microprocessor, each with its own control...
|
|
|
4308589 |
Apparatus for performing the scientific add instruction
The performance of a scientific ADD instruction is improved by storing the mantissas of both operands in each of two random access memories, selecting the mantissa with the smaller exponent,...
|
|
|
4295202 |
Hexadecimal digit shifter output control by a programmable read only memory
A Scientific Instruction Processor (SIP) uses a Programmable Read Only Memory (PROM) to control the output of a two stage shifter. The shifter performs the necessary mantissa shift operations of...
|
|
|
4229801 |
Floating point processor having concurrent exponent/mantissa operation
A Floating Point Processor or Floating Point Unit (FPU) with capability for performing exponent/sign-related calculations concurrently with mantissa-related calculations. The operation of the FPU...
|
|
|
4224682 |
Pointer for defining the data by controlling merge switches
In a microprogrammed data processing system the throughput of the system is increased during the processing of decimal numeric instructions by apparatus which strips zone bits, sign, exponent and...
|
|
|
4217657 |
Floating point arithmetic control
An improved means and method for accomplishing floating point calculations in computational apparatus includes a primary microprocessor and a secondary microprocessor each with its own control ROM....
|
|
|
4161784 |
Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands
A scientific processing unit includes a microprogrammable arithmetic processing apparatus for performing floating point arithmetic operations with operands in long and short form. The apparatus...
|
|
|
4130879 |
Apparatus for performing floating point arithmetic operations using submultiple storage
A scientific processing unit includes apparatus for performing floating point multiplication operations with operands in binary coded form. The apparatus is constructed from standard multibit LSI...
|
|
|
4054787 |
Apparatus for computing an arithmetically accumulated sequence of numbers
Apparatus for computing an arithmetically accumulated sequence of exponenantissa formatted numbers, which comprises write-in apparatus and read-out apparatus. The write-in apparatus comprises means...
|
|
|
3319226 |
Data processor module for a modular data processing system for operation with a time-shared memory in the simultaneous execution of multi-tasks and multi-programs
|
|
|
3131293 |
Computing system
|
|
|
2973901 |
Digital computing engines
|