|
Match
|
Document |
Document Title |
|
|
7620674 |
Method and apparatus for enhanced estimation of an analyte property through multiple region transformation
The invention comprises transformation of a section of a data block independently of the transformation of separate or overlapping data blocks to determine a property related to the original...
|
|
|
7610325 |
System(s), method(s), and apparatus for detecting end of slice groups in a bitstream
Presented herein are system(s), method(s), and apparatus for detecting end of slice groups in a video bitstream. In one embodiment, there is presented a circuit for extracting a data structure from...
|
|
|
7592937 |
CABAC decoding unit and method
A context-based adaptive binary arithmetic coding (CABAC) method. The CABAC method for a bitstream comprises: detecting a control signal (Sig_first); decoding a first bin representing one of a...
|
|
|
7590677 |
Processor with summation instruction using overflow counter
Performing a sum of numbers operation in a variable bit-length environment of a processor in response to a summation instruction, comprising a) adding a least significant portion (LSP) of a first...
|
|
|
7587582 |
Method and apparatus for parallel arithmetic operations
A method and apparatus for efficiently performing graphic operations are provided. This is accomplished by providing a processor that supports any combination of the following instructions:...
|
|
|
7548942 |
Base four processor
A digital signal processing system which samples an analog voltage, converts the sample to a multi digit base four number, performs a computation with this number, using base four arithmetic, and...
|
|
|
7546443 |
Providing extended precision in SIMD vector arithmetic operations
The present invention provides extended precision in SIMD arithmetic operations in a processor having a register file and an accumulator. A first set of data elements and a second set of data...
|
|
|
7543012 |
Method and apparatus to perform squaring operation in finite field
A method and apparatus to square an element A when a defining polynomial of a finite field GF(2 n ) is expressed as
f ( x ) = x n + ∑ i = 1 t x k i + 1 ,
and the element A...
|
|
|
7539719 |
Method and apparatus for performing multiplication in finite field GF(2n)
A method of obtaining C=(c 0 , . . . , c n−1 ) of a product of two elements A and B of a finite field GF(2 n ). The method includes permuting the last d coefficients (a n−1 , . . . , a n−d )...
|
|
|
7516171 |
Arithmetic unit and method for data storage and reading
An arithmetic unit includes a memory, an arithmetic logic unit, a register and a combining circuit. The arithmetic logic unit executes a predetermined arithmetic operation with respect to the data...
|
|
|
7512946 |
Scheduling method and system for controlling execution of processes
A workload scheduler detects a long-running job when its duration exceeds a threshold value calculated by applying a multiplication factor to an estimated duration of the job. An operator inputs...
|
|
|
7509486 |
Encryption processor for performing accelerated computations to establish secure network sessions connections
Methods and apparatus for an encryption processor for performing accelerated computations to establish secure network sessions. The encryption processor includes an execution unit and a decode...
|
|
|
7509365 |
Inverting data on result bus to prepare for instruction in the next cycle for high frequency execution units
A method of operating an arithmetic logic unit (ALU) by inverting a result of an operation to be executed during a current cycle in response to control signals from instruction decode logic which...
|
|
|
7508936 |
Hardware accelerator for elliptic curve cryptography
An elliptic curve processing apparatus that performs operations on elliptic curves specified over binary polynomial fields includes a functional unit that has a digit serial multiplier with a digit...
|
|
|
7505585 |
Method of generating cryptographic key using elliptic curve and expansion in joint sparse form and using same
A method of generating a cryptographic key between two users. First, the users select an elliptic curve. Next, the users select a point P on the curve. Next, the first user selects integers r a ...
|
|
|
7496620 |
Calculation apparatus
A calculation apparatus outputting a calculation result in accordance with an input condition and capable of increasing the processing speed. As a data of an address corresponding to an input...
|
|
|
7486789 |
Device and method for calculation on elliptic curve
In scalar multiplication method using a Montgomery-type elliptic curve, a high-speed elliptic curve calculation device effectively uses a table that stores coordinates of certain scalar multiple...
|
|
|
7483037 |
Resampling chroma video using a programmable graphics processing unit to provide improved color rendering
A system which utilizes the processing capabilities of the graphics processing unit (GPU) in the graphics controller. Each frame of each video stream is decoded. After decoding the compressed image...
|
|
|
7428565 |
Logical operation circuit and logical operation device
To provide a logical operation circuit and a logical operation device which can performs a logical operation using a ferroelectric capacitor. The area ratio between the ferroelectric capacitors CF...
|
|
|
7426529 |
Processor and method for a simultaneous execution of a calculation and a copying process
A processor includes a source register having a source register content, a destination register, a calculating unit for performing a calculation using the source register content, wherein the...
|
|
|
7424503 |
Pipelined accumulators
Pipelined digital accumulators. Parallel digital accumulators for use in digital signal processing are improved through pipelining. An accumulator is partitioned into a plurality of pipelined...
|
|
|
7421465 |
Arithmetic early bypass
A value that bypasses some of the computations for an arithmetic operation can be supplied for performance of a dependent arithmetic operation without waiting for completion of the computations of...
|
|
|
7412474 |
Montgomery modular multiplier using a compressor and multiplication method
A Montgomery modular multiplier receiving a multiplicand (A), a modulus (M), and a multiplier (B), using a t-s compressor, where t>3 and s>1, and a multiplication method performed in the...
|
|
|
7395294 |
Arithmetic logic unit
An arithmetic logic unit is provided. The arithmetic logic unit preferably includes a minimum of routing delays. An arithmetic logic unit according to the invention preferably receives a plurality...
|
|
|
7392272 |
Calculation device and calculation method
An arithmetic unit and an arithmetic method that output no information necessary for decryption or encryption to the outside and can perform a self-protecting function when an illegal attack is...
|
|
|
7389416 |
Method of verifiably sharing a secret in potentially asynchronous networks
In accordance with the present invention, there is provided a method for sharing a secret value x among n participating network devices via an asynchronous network. The n participating network...
|
|
|
7380099 |
Apparatus and method for an address generation circuit
A method and apparatus for an address generation circuit. In one embodiment, the method includes computing a carry-in for at least one group of a predetermined number of bits of a propagate and a...
|
|
|
7319750 |
Digital circuit apparatus and method for accelerating preliminary operations for cryptographic processing
A digital circuit apparatus and method for cryptographic data processing includes steps and means for determining a first modulus having up to a first number of binary digits. A large integer is...
|
|
|
7317794 |
Enciphering and deciphering apparatus, and enciphering and deciphering method
The present invention aims at providing a novel enciphering and deciphering apparatus and an enciphering and deciphering method related thereto, which are respectively capable of contracting the...
|
|
|
7313582 |
Arithmetic functions in torus and tree networks
Methods and systems for performing arithmetic functions. In accordance with a first aspect of the invention, methods and apparatus are provided, working in conjunction of software algorithms and...
|
|
|
7287051 |
Multi-functional digital signal processing circuitry
Multi-functional digital signal processing (“DSP”) circuitry can perform any of a wide range of different DSP functions. For example, the DSP circuitry can perform multiplication of simple or...
|
|
|
7228325 |
Bypassable adder
An adder for adding a signal at a first input (A) and a second input (B) to produce an adder output (S) is disclosed. The adder comprises a bypass input (bypass) and a logic circuit,...
|
|
|
7219116 |
Data processing apparatus
A data processing apparatus includes address generation circuit, an address translation circuit, a selection circuit, a memory, a shifter, an ALU and a mixing circuit. The address generation...
|
|
|
7194089 |
Method for reducing a value modulo a shared secret
A method is provided for reducing a known value modulo a shared secret value among network devices exchanging messages in a network. The reduction results in a share of reduced value for each...
|
|
|
7191201 |
Arithmetic processing apparatus
An arithmetic processing apparatus includes a first data storage unit, two-dimensional arithmetic unit, and main control unit. The first data storage unit stores data to be processed. The...
|
|
|
7187770 |
Method and apparatus for accelerating preliminary operations for cryptographic processing
A method and apparatus for cryptographic data processing, includes determining a first modulus having up to a first number of binary digits. A large integer is received which has up to a second...
|
|
|
7176924 |
Computer method and apparatus for creating visible graphics by using a graph algebra
A computer method, apparatus and storage medium is provided for creating quantitative aesthetic graphics from data. The invention utilizes a graph algebra to construct graphs and visually or...
|
|
|
7170997 |
Method of generating pseudo-random numbers in an electronic device, and a method of encrypting and decrypting electronic data
A method of performing numerical computations in a mathematical system with at least one function, including expressing the mathematical system in discrete terms, expressing at least one variable...
|
|
|
7164290 |
Field programmable gate array logic unit and its cluster
The embodiments of the present invention relate to the general area of the Field Programmable Gate Arrays, and, in particular to the architecture and the structure of the building blocks of the...
|
|
|
7159100 |
Method for providing extended precision in SIMD vector arithmetic operations
The present invention provides extended precision in SIMD arithmetic operations in a processor having a register file and an accumulator. A first set of data elements and a second set of data...
|
|
|
7157934 |
Programmable asynchronous pipeline arrays
High-performance, highly pipelined asynchronous FPGAs employ a very fine-grain pipelined logic block and routing interconnect architecture. These FPGAs, which do not use a clock to sequence...
|
|
|
7155473 |
High-speed parallel-prefix modulo 2n-1 adders
A parallel-prefix modulo 2 n −1 adder that is as fast as the fastest parallel prefix 2 n integer adders, does not require an extra level of logic to generate the carry values, and has a very...
|
|
|
7149765 |
Apparatus and method for precision binary numbers and numerical operations
An method and/or apparatus for representing and/or operating on numerical values in binary systems whereby numerical values having integer and fractional portions are stored in non-contiguous...
|
|
|
7146395 |
Banyan switched processor datapath
Data-processing systems including processor datapaths that efficiently support computationally advantageous routing operations are disclosed. Data-processing methods based on such systems are also...
|
|
|
7143085 |
Optimization of server selection using euclidean analysis of search terms
Euclidean analysis is used to define queries in terms of a multi-axis query space where each of the keywords T 1 , T 2 , . . . T i , . . . T n is assigned an axis in that space. Sets of test...
|
|
|
7136891 |
Arithmetic and relational operations
In a method of carrying out arithmetic and relational operations on decimal numerals of arbitrary size, the operations produce exact results if the decimal numerals involved are terminating or...
|
|
|
RE39385 |
Method and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplier
A method for approximating mathematical functions using polynomial expansions is implemented in a numeric processing system ( 10 ) which comprises a control and timing circuit ( 18 ), a...
|
|
|
7124160 |
Processing architecture having parallel arithmetic capability
According to the invention, a processing core is disclosed that includes a first source register, a number of second operands, a destination register, and a number of arithmetic processors. A...
|
|
|
7120248 |
Multiple prime number generation using a parallel prime number search algorithm
A process is provided for searching in parallel for a plurality of prime number values simultaneously includes the steps of: randomly generating a plurality of k random odd numbers (wherein k is...
|
|
|
7117237 |
Information processing system, encryption/decryption system, system LSI, and electronic equipment
An information processing system that is configured in such a manner that computational processing is performed on input data in accordance with a processing sequence, for outputting data,...
|