|
Match
|
Document |
Document Title |
|
|
7606852 |
CORDIC unit
A CORDIC unit for the iterative approximation of a vector rotation through a rotary angle θ by a number of elementary rotations through elementary angles α i , including elementary rotation...
|
|
|
7049626 |
Misalignment-tolerant electronic interfaces and methods for producing misalignment-tolerant electronic interfaces
A nanoscale or partial nanoscale interface within an electronic device, and a method for producing such interfaces without the need for precise nanoscale alignment of nanoscale elements of a first...
|
|
|
6567833 |
Simultaneous computation of multiple complex number multiplication products
An apparatus and method allow receivers to quickly acquire a pseudorandom noise signal. A receiver advantageously detects frequency shifts using a compact parallel process hardware implementation...
|
|
|
6385633 |
Method and apparatus for computing complex phase
The phase of a complex number I+jQ is computed using a hybrid lookup table and computation approach suitable for DSP implementation and useful in remote access/networking and wireless applications....
|
|
|
6349317 |
Efficient radix-4 CORDIC vector rotators and computers of sine and cosine functions
An improved radix-4 CORDIC rotator iteration stage, using answer digits {−3, −1, 1, 3} instead of the conventional choices of {−3, −2, −1, 0,1, 2, 3} or {−2, −1, 0, 1, 2}, thereby...
|
|
|
6058465 |
Single-instruction-multiple-data processing in a multimedia signal processor
A vector processor architecture provides vector registers of fixed size having data elements of programmable size and type. The type and size for data elements are defined by instructions which...
|
|
|
5884089 |
Method for calculating an L1 norm and parallel computer processor
A parallel computer processor that performs L1 norm calculations includes a plurality of processing elements and a data pipeline which couples the processing elements. The data vectors for which...
|
|
|
5742842 |
Data processing apparatus for executing a vector operation under control of a master processor
A slave processor for executing for example a vector operation is connected to a master processor. A vector length for a vector operation set to the slave processor can be changed without...
|
|
|
5603112 |
Received signal strength indicator utilizing approximation factors and the I and Q signal components
Received signal strength calculations in a radio are carried out by hardware which scales the absolute value of components of the received signal in a linear fashion by using two scaling factors.
|
|
|
5247696 |
Method for compiling loops having recursive equations by detecting and correcting recurring data points before storing the result to memory
A vector update method for vectorizing loops containing recursive equations within a supercomputer. Program code containing a loop is transformed into a nested loop in which the interior loop...
|
|
|
5038312 |
Data processing system capable of performing vector/matrix processing and arithmetic processing unit incorporated therein
An arithmetic processing unit which speeds up arithmetic operations performed up on vectors, matrices or a vector and a matrix, and is coupled to a central processing unit. The arithmetic unit...
|
|
|
4972361 |
Folded linear systolic array
Circuit for computing values of the elements of a triangular matrix, where ##EQU1## similar subcircuits provide CORDIC processing and memory, the subcircuits connected in a folded systolic array,...
|
|
|
4969117 |
Chaining and hazard apparatus and method
An apparatus and method for detecting data conflicts in a multiple processor computer system and for throttling processing of instructions in individual pipelines where data conflicts exist. The...
|
|
|
4888682 |
Parallel vector processor using multiple dedicated processors and vector registers divided into smaller registers
A pipelined paralled vector processor decreases the time required to process the elements of a single vector stored in a vector register. Each vector register of a plurality of vector registers is...
|
|
|
4884190 |
High performance parallel vector processor having a modified vector register/element processor configuration
A parallel vector processor includes a plurality of vector registers, each vector register being subdivided into a plurality of smaller registers. A vector is stored in each vector register, the...
|
|
|
4858113 |
Reconfigurable pipelined processor
The reconfigurable pipelined processor includes a plurality of memory devices and arithmetic units interconnected by cross bars for transferring raw and processed data therebetween. A counter is...
|
|
|
4837730 |
Linking scalar results directly to scalar operation inputs on a bidirectional databus in a computer which superpositions vector and scalar operations
In a computer which superpositions vector and scalar operations and in which operation results and operands are conducted between buffer registers and functional units on a bidirectional databus...
|
|
|
4811265 |
Basic cell type full search vector quantization coder
A basic cell type full search vector quantization coder has a plurality of basic cells and a minimum distortion output vector detector. In each basic cell a common K-dimensional input vector is...
|
|
|
4789925 |
Vector data logical usage conflict detection
A system for detecting and resolving logical usage conflicts is described for use in a scientific data processing system. A plurality of pipelined overlapping macro instructions request access to...
|
|
|
4779192 |
Vector processor with a synchronously controlled operand fetch circuits
A vector processor for sequentially reading out elements of a plurality of vector operands and sequentially storing the results of operations to the vector operands, comprising: operand counters...
|
|
|
4777593 |
Vector processing apparatus including means for identifying the occurrence of exceptions in the processing of vector elements
A vector processing apparatus has a number of pipeline arithmetic units operating concurrently to execute a set of vector instructions dealing with vector elements. Stack registers are provided for...
|
|
|
4761753 |
Vector processing apparatus
A vector operation processing apparatus utilizes a plurality of vector registers in a pipeline computer architecture. The vector registers store ordered data elements which are processed in a...
|
|
|
4760518 |
Bi-directional databus system for supporting superposition of vector and scalar operations in a computer
A bi-directional databusing system is used in a computer that superposes vector and scalar operations. The computer consists of a main memory, a plurality of pipelined functional units, and a...
|
|
|
4757444 |
Vector processor capable of performing iterative processing
There is provided a vector processor based on a pipeline control method in which a cyclic operation is divided into a plurality of stages and processed. This processor comprises a vector register...
|
|
|
4734877 |
Vector processing system
A vector processing system including a main storage for storing vector instructions and vector data, an instruction register for holding a vector instruction read out of the main storage, a decoder...
|
|
|
4697235 |
List vector control apparatus
A list vector control apparatus to be incorporated in a vector processing system includes therein at least a plurality of vector registers. One of the vector registers is operated as a list vector...
|
|
|
4694417 |
Method and apparatus for determining the magnitude of a square root of a sum of squared value using vernier addressing
A vernier address scale reduces the number of addressable memory locations required for numerical look-up tables. Read-only memories (ROMs) store the data of linear or non-linear functions....
|
|
|
4692889 |
Circuitry for calculating magnitude of vector sum from its orthogonal components in digital television receiver
An arrangement is provided for computing the magnitude value of the vector sum of two quadrature-related component signals I and Q with a minimal of hardware. To this end, the magnitude values of...
|
|
|
4661900 |
Flexible chaining in vector processor with selective use of vector registers as operand and result registers
A pair of processors are each connected to a central memory through a plurality of memory reference ports. The processors are further each connected to a plurality of shared registers which may be...
|
|
|
4641275 |
Vector processor having pair process mode and single process mode
A vector processor has a main storage, a main memory control circuit, vector registers, data transfer circuits; an address register group, and vector arithmetic units. The vector processor performs...
|
|
|
4587552 |
Apparatus for generating the magnitude of the vector sum of two orthogonal signals as for use in a digital TV receiver
For real time processing of wide-band signals, the magnitude, C, of the vector sum of substantially orthogonal component vectors A and B is performed with minimal circuitry by employing the...
|
|
|
4525796 |
Pipelined operation unit for vector data
In an operation unit wherein a series of data is sequentially applied, a predetermined operation is performed in synchronism with the input data in a pipelined manner, and the predetermined...
|
|
|
4481601 |
Method and circuitry for approximating the magnitude of a vector
A magnitude signal representing the approximate magnitude of a control parameter vector for the control of multi-phase electrical apparatus is developed from the Cartesian coordinate signals of the...
|
|
|
4412181 |
Process for the demodulation of an amplitude modulated signal and demodulator performing this process
A process for the demodulation of an amplitude modulated signal composed of two suppressed carriers, at a same frequency F and in phase quadrature, which are respectively modulated by two...
|
|
|
4321684 |
Digital resolver
A digital resolver incorporates an adder for periodically and repetitively calculating the sum of two operands, one of which is increasing and the other decreasing at a rate determined by the...
|
|
|
4231102 |
Cordic FFT processor
An apparatus for performing a Fourier transform using Cordic techniques. Digital words are pipelined through serial add/subtract stages to provide vector rotations without trignometric lookup...
|
|
|
3976869 |
Solid state resolver coordinate converter unit
A computing system for performing digital sequential coordinate transformations on n dimensional vector input data referenced to a sensor system and ultimate outputting of the n dimensional vector...
|
|
|
3952187 |
Circuit for transforming rectangular coordinates to polar coordinates
A circuit for transforming to polar coordinate form first and second binary number electrical signals representative of rectangular coordinates or quadrature components for a vector or phasor. The...
|
|
|
3939330 |
Vector conversion system
A vector conversion system for a numerical contouring control having a programmed machine path with at least two axial displacements ΔX,ΔY, with a given cutter radius RCRAD. Master vector and...
|
|
|
3927312 |
Vector rotator
A two stage approach is used in which rotation angles are specifically seted for easy mechanization. First stage provides rotations in even 30° increments so that multiplications are replaced by...
|
|
|
3917935 |
Reduction of look-up table capacity
A memory look up table, such as a read only memory (ROM) used in a system calculating the arithmetic ratio of two numbers, has its required memory storage reduced by first shifting the input data...
|
|
|
3908896 |
Digital resolver filter and receiver using same
A combination purely recursive digital filter and a resolver is disclosed in which the phase relationship between an extracted signal and a reference phase is measured and used to eliminate the...
|
|
|
3898446 |
Quadratic phase memory
Twiddle factors are generated by a memory unit which is divided into two metrical sections; each section contains the magnitude words for one half of a quadrant. After the memories are addressed...
|
|
|
3868680 |
Analog-to-digital converter apparatus
The method of and apparatus for converting from an analog vector output signal to a digital output indicative of not only the angle represented by the analog input vectors with respect to a...
|
|
|
3852580 |
HYPOTENUSE CORRECTION CIRCUIT
A feed rate generator for use in numerical control systems producing drive signals causing a movable member to move in at least two axes of motion at a predetermined velocity along a predetermined...
|
|
|
3731300 |
DIGITAL TO SIN/COS CONVERTER
In a radar system, an arrangement for converting digital information representative of the rotational (azimuthal) position of the radar antenna to sine and cosine of azimuth waveforms for use in a...
|
|
|
3617719 |
STAGGERED PROCESSING IN DIGITAL OR HYBRID SIGNAL PROCESSORS
A digital processor of analog in phase and quadrature signals in which the signals are converted to digital form, fed to a sample buffer and then applying the novel means for feeding the signals to...
|
|
|
3578959 |
DIGITAL RESOLVER WITH ALTERNATELY PHASED DIGITAL DIFFERENTIAL ANALYZERS
A resolver is described for transforming position vectors from polar to Cartesian coordinates and resolving such vectors into orthogonally related components defined by sine and cosine functions of...
|
|
|
3376570 |
Control apparatus
|
|
|
3267265 |
Random access instantaneous digital-to-analog co-ordinate converter
|