|
Match
|
Document |
Document Title |
|
|
7587438 |
DSP processor architecture with write datapath word conditioning and analysis
An improved digital signal processing (DSP) processor architecture is presented in which word conditioning (e.g., rounding, saturation, etc.) and analysis operations (e.g., block floating point...
|
|
|
7580963 |
Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory
A semiconductor device includes a configuration memory for storing configuration data, an arithmetic unit whose circuit configuration can be reconfigured in accordance with the configuration data,...
|
|
|
7571198 |
Dynamically reconfigurable processor and processor control program for controlling the same
A dynamically reconfigurable processor is provided having a wiring structure which enables flexible mapping of a program to the processor with a small wiring area. A first wire permits a first...
|
|
|
7565387 |
Systems and methods for configuring a programmable logic device to perform a computation using carry chains
The disclosed invention is a technology for configuring a programmable logic device to perform a computation using carry chains. A computation having multiple input values can be decomposed into...
|
|
|
7392332 |
Bit rate adaptation in a data processing flow
A dedicated processing module includes an input for data to be processed and an output for processed data. A block input and a block output are also included. A processing component for the module...
|
|
|
7346761 |
Alu with auxiliary units for pre and post processing of operands and immediate value within same instruction cycle
An arithmetic and logic device as an integral part of a processing unit is provided to achieve code size and overhead reduction. The arithmetic and logic device contains several auxiliary computing...
|
|
|
7269616 |
Transitive processing unit for performing complex operations
The present invention provides a circuit for a programmable transitive processing unit for performing complex functions, such as multiplication, pipelining of one or more values, and/or shift...
|
|
|
7092980 |
Programming architecture for a programmable analog system
A programmable analog device that introduces on a single chip a set of tailored analog blocks and elements that can be configured and reconfigured in different ways to implement a variety of...
|
|
|
7062520 |
Multi-scale programmable array
A novel architecture for a multi-scale programmable logic array (MSA) to be used in the design of complex digital systems allows digital logic to be programmed using both small-scale blocks (also...
|
|
|
7043511 |
Performing conditional operations in a programmable logic device
A vector-domain engine configured to perform conditional operations on an operand vector in a programmable logic device is disclosed. The vector-domain engine may receive an instruction from and...
|
|
|
7020673 |
Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system
An arithmetic device able to optimize the logic level, able to prevent an increase in the component data, able to prevent the area efficiency as an integrated operation efficiency, and circuit,...
|
|
|
6985917 |
Configurable calculating unit
A calculating unit includes a first calculating unit block, a second calculating unit block, controller, and connector having connecting lines, wherein for each elementary cell having a same...
|
|
|
6978287 |
DSP processor architecture with write datapath word conditioning and analysis
An improved digital signal processing (DSP) processor architecture is presented in which word conditioning (e.g., rounding, saturation, etc.) and analysis operations (e.g., block floating point...
|
|
|
6973357 |
Method and configuration system for producing an application-specific functional module for a programmable controller
A method and configuration system are used for producing an application-specific functional module from a predefined functional module for a programmable controller. In this context, a marking...
|
|
|
6742007 |
Programmable digital arithmetic circuit, device using programmable digital arithmetic circuit and method for making a programmable digital arithmetic circuit
In a programmable digital arithmetic circuit, each input/output terminal of the necessary elemental circuit is connected via a matrix switches.in order to selectively constitute multiple types of...
|
|
|
6708190 |
Reduced product term carry chain
A programmable logic device comprising one or more macrocells and a product term array. The macrocells may comprise logic that may be configured to (i) generate and propagate a carry signal and...
|
|
|
6559674 |
Variable function information processor
There can be provided a variable function information processor in which a logic module ( 10 ) with the further decreased number of transistors used in the logic module constituting the variable...
|
|
|
6449628 |
Apparatus and method for programmable datapath arithmetic arrays
A programmable data arithmetic array includes a set of data buses and a matrix of data arithmetic units including fixed function units and programmable function units connected to the set of data...
|
|
|
6434488 |
Alignment free methodology for rapid determination of differences between a test data set and known data sets
A method for generating data characterizing an item described by an ordered string of characters, comprises the steps of: (i) for a set of separation metrics each representing a unique number of...
|
|
|
6188240 |
Programmable function block
A programmable function block comprises a core logic circuit having a first argument input group consisting of first through fourth argument input terminals, a second argument input group...
|
|
|
RE37048 |
Field programmable digital signal processing array integrated circuit
A field programmable, digital signal processing integrated circuit is formed in a semiconductor die and includes an array of arithmetic logic (ALU) circuits. A user programmable interconnect...
|
|
|
6145043 |
Boolean and movement accelerator
An application accelerator (AA) unit that in one embodiment is part of an I/O processor (IOP) integrated circuit. The AAU includes logic circuitry for improving the performance of storage...
|
|
|
6119141 |
Resistive decoupling of function selection signals from input multiplexers in arithmetic logical units ALU
The function selection signal of an ALU is resistively decoupled or serially coupled to the input multiplexers of the ALU. By producing delayed function selection signals and decoupling the delayed...
|
|
|
6119048 |
Integrated circuit for processing digital signal
A digital signal process of a plurality of functions is enabled by a common hardware constructed on one chip having input terminals t1, t2 and t2'; output terminals t3 and t4; and a control signal...
|
|
|
6065028 |
Multifunctional macro
Fixed point instructions ADD, ROTATE, COMPARE-TO-ZERO, AND, OR and COUNT-LEADING-ZEROS are each performable in one circuit or macro. Such fixed point instructions may be implemented within an...
|
|
|
6003054 |
Programmable digital circuits
A composite digital network including an integrating circuit, a summing circuit and a coefficient circuit is formed as an integrated circuit that provides a selected one of digital arithmetic...
|
|
|
5995747 |
Three input arithmetic logic unit capable of performing all possible three operand boolean operations with shifter and/or mask generator
A data processing apparatus includes a three input arithmetic logic unit (230) that generates a Boolean combination of the three inputs that is selected by a function signal. The arithmetic logic...
|
|
|
5935230 |
Multiprocessor arrangement including bus arbitration scheme involving plural CPU clusters that address each other as "phantom" CPUs
At least two clusters of CPUs are present in a multiprocessor computer system. Each CPU cluster has a given number of CPUs, each CPU having an associated ID such as an ID number. An additional ID...
|
|
|
5898602 |
Carry chain circuit with flexible carry function for implementing arithmetic and logical functions
An improved arithmetic logic unit (ALU) of an erasable-programmable logic device (EPLD) with a flexible, programmable carry function allows a broad range of functions to be implemented. The...
|
|
|
5812437 |
Programmable logic unit for arithmetic, logic and equality functions
An arithmetic logic unit is disclosed herein which overcomes problems in the art discussed above. In accordance with the present invention, an ALU includes a plurality of individual programmable...
|
|
|
5793656 |
Application-specific integrated circuits having programming functions
An application-specific integrated circuit (ASIC) for performing a selected one of a plurality of programmable functions on one or more input signals. The ASIC includes a plurality of component...
|
|
|
5754823 |
Configurable I/O system using logic state arrays
A configurable I/O arrangement for a controller has a number of internal and external input/output terminals, each of which are field selected as either an input or an output terminal. Logic...
|
|
|
5664985 |
Method and apparatus for texturizing disks
A method and apparatus is disclosed for texturizing magnetic storage disks. The disk texturizing apparatus utilizes a combination of servomotors for rotating the disk and oscillating the disk...
|
|
|
5640578 |
Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section
An arithmetic logic unit (230) may be divided into a plurality of independent sections (301, 302, 303, 340). A bit zero of carry status signal corresponding to each section that is stored in a...
|
|
|
5634065 |
Three input arithmetic logic unit with controllable shifter and mask generator
A three input arithmetic logic unit (230) that generates a combination of the three inputs that is selected by a function signal. The second input signal comes from a controllable barrel rotator...
|
|
|
5442801 |
Arithmetic and logic unit
An arithmetic and logic unit is provided with a first NAND gate (29) which outputs a NAND logic operation result between a first operand (A i ), a second operand (B i ) and a first control signal...
|
|
|
5436514 |
High speed centralized switch matrix for a programmable logic device
Each programmable logic device in at least two families of high density segmented programmable array logic device utilizes a programmable switch interconnection matrix to couple an array of...
|
|
|
5424589 |
Electrically programmable inter-chip interconnect architecture
A user-programmable inter-chip interconnect architecture, which may be used for providing programmable interconnections among a plurality of integrated circuits, is disclosed. A plurality of main...
|
|
|
5377123 |
Programmable logic device
A programmable logic device includes means for operating a computing element to compile a set of state-machine states in an incompletely specified state-machine. The state-machine states are...
|
|
|
5349691 |
Programming process for 3-level programming logic devices
A process of programming a programmable logic device (PLD) to carry out a specified logic function. The PLD contains three levels of logic implemented as a plurality of functional blocks, each with...
|
|
|
5349670 |
Integrated circuit programmable sequencing element apparatus
An integrated circuit programmable sequencing element apparatus on a single chip is provided which includes a PROM including first signal receiving circuitry and second signal providing circuitry;...
|
|
|
5317211 |
Programmable pin for use in programmable logic devices
A buffer circuit for programming an I/O pin of a programmable logic device to function either as a normal I/O site, a power pin, or a ground pin has been provided. The I/O pin may be programmed by...
|
|
|
5291612 |
System for evaluating boolean expressions using total differential generating tree structured processing elements controlled by partial subfunction differentials
Arbitrary and complex Boolean functions can be evaluated at high speed and with a minimal amount of memory by evaluating the total derivatives of the subfunctions out of which any given Boolean...
|
|
|
5247668 |
Methods of realizing digital signal processors using a programmed compiler
A compiler for a digital signal processor allows the designer to specify separately function, accuracy and throughput. The compiler employs a word structure having the signal attributes of bits,...
|
|
|
5202592 |
Programmable logic device
In selectors 21 0 -21 3 two pull-up switching elements 40-40 3 , 42 0 -42 3 , the elements being connected in series to each other in each selector, are additionally provided instead of a don't...
|
|
|
5189628 |
System and method for partitioning PLA product terms into distinct logical groups
A PLA programming system includes software routines for automatically partitioning a specified set of PLA product terms into independent partitions. Each PLA product term specifies values for a set...
|
|
|
5181186 |
TPC computers
A tri-property code has been adopted and accordingly combinational and sequential circuits for implementing some arithmetic and logical operations are designed individually then combined into a...
|
|
|
5168177 |
Programmable logic device with observability and preloadability for buried state registers
A device having a number of general registers each allocated an input/output port and a number of internal "buried" state registers. A user-controlled signal permits observation of the contents of...
|
|
|
5115358 |
Configurable disk memory servowriter
A servo pattern writer which may be programmed to write a selected servo pattern for a magnetic disk drive memory is provided. The servo pattern writer includes logic circuitry of which the logic...
|
|
|
5097151 |
Sequential finite-state machine circuit and integrated circuit
Additional logic is added to a sequential finite-state machine circuit having a self-initialing behavior so that the circuit can be simulated. From any state, a rest state is reached by way of a...
|