Matches 51 - 87 out of 87 < 1 2
Match Document Document Title
5568410 Method and apparatus for determining the amount of leading zeros or ones in a binary data field  
A high speed apparatus and method for determining the number of leading zeros or ones in a binary data field, in particular, a fixed-sized field, and further, indicating whether all of the bits of...
5530659 Method and apparatus for decoding information within a processing device  
In a decoding apparatus (100), overflow conditions can be determined within the same clock cycle by determining the type of operation to be performed. For time sensitive operations, a load (102)...
5511222 Priority encoder  
A priority encoder-includes an encoder for coding an input consisting of a plurality of bits, selectors, respectively provided for bit input terminals of the encoder, for respectively receiving...
5504697 Limiter circuit producing data by use of comparison in effective digit number of data  
Disclosed herein is a limiter circuit for limiting an output data to a limit value when an input data exceeds in value the limit value. The limiter circuit includes an encoder responding to the...
5493520 Two state leading zero/one anticipator (LZA)  
An apparatus and method for anticipating leading zeros/ones used in normalizing the results of a full adder. The propagate (P), generate (G) and zero (Z) states of the two inputs to the adder are...
5471410 Method and apparatus for sticky and leading one detection  
An apparatus for detecting sticky and a leading one includes first circuitry capable of detecting both sticky and a leading one. The apparatus further includes second circuitry that determines...
5450560 Pointer for use with a buffer and method of operation  
A pointer (86) has generate circuitry (90), propagate circuitry (90), carry circuitry (90) and detector circuitry (92). The pointer is for use with a buffer to designate one of a plurality of...
5406247 Median value detection technique  
The median value of a set of voltage values is found by a technique that minimizes the circuitry while maximizing the speed, and also provides for dropouts. The voltage values, illustratively five...
5383142 Fast circuit and method for detecting predetermined bit patterns  
A method and processor design for detecting a specified bit pattern based on the contents of one or more registers, each register having a plurality of bits. The invention is well suited for...
5345405 Circuit for detecting the position of an extreme "1" bit in a binary number  
Apparatus for detecting the leftmost "1" bit or the rightmost "1" bit of an input number includes a binary tree (11) of two-inputs OR-gates (13, 14, 15, 16) or their logical equivalent to which the...
5321640 Priority encoder and method of operation  
A priority encoder (12) has a most significant bit circuitry (18), a first less significant bit circuitry (20) and a second less significant bit circuitry (22). The priority encoder detects a...
5303175 Floating point arithmetic unit  
The number of zeroes in an operation result of 54 bits is counted by a priority encoder 2 on a three-bit basis. A 54×18 normalization shifter 3 normalizes the operation result in response to the...
5265258 Partial-sized priority encoder circuit having look-ahead capability  
In an integrated circuit microprocessor, an M-bit priority encoder circuit indicates the highest priority bit position that is set in a first portion of an N-bit (N generally being greater than M)...
5241490 Fully decoded multistage leading zero detector and normalization apparatus  
Multistage leading zero detection is used in a left-shift normalization unit for normalizing floating-point mantissas. Detection of the leading one is accomplished by segmenting the mantissa into...
5239499 Logical circuit that performs multiple logical operations in each stage processing unit  
A logical circuit comprises a plurality of stage processing units, each of which includes a logical operation processing unit and a carry signal transmission controlling unit. The logical operation...
5216628 Absolute value arithmetic circuit  
An absolute value arithmetic circuit for computing the absolute value of two binary input signals, includes: a computing circuit for obtaining a difference between the two input signals, a 1's...
5187678 Priority encoder and floating-point normalization system for IEEE 754 standard  
A priority encoder with two inputs, an exponent input and a mantissa input, forming a floating-point number, wherein the priority encoder outputs the smallest value after comparing the two inputs...
5111415 Asynchronous leading zero counter employing iterative cellular array  
A leading zero detector includes at least one asynchronous cell for receiving an input word and providing a data output indicative of the number of leading zeros in the input word. The cell may be...
5091874 Encoder apparatus  
A high-speed encoding apparatus retrieves the bit position of either one of the lowest order bit or the highest order bit having a first logical value. Such retrieving starts from a selected...
5040136 Arithmetic circuit for calculating and accumulating absolute values of the difference between two numerical values  
An arithmetic circuit for calculating and accumulating absolute values of differences between first and second numerical values having a predetermined bit length and represented by 2's compliment...
4994996 Pipelined floating point adder for digital computer  
A system for subtracting two floating-point binary numbers in a pipelined floating-point adder/subtractor by aligning the two fractions for sustraction; arbitrarily designating the fraction of one...
4963867 Apparatus for packing parallel data words having a variable width into parallel data words having a fixed width  
The data packer receives n-bit wide parallel data words, and it outputs m-bit wide packed parallel data words, where n is a variable and may change during the operation, and m is a fixed integer....
4954978 Priority order decomposing apparatus  
A priority order decomposing apparatus converting binary data of a plurality of bits into data wherein "1"s other than "1" of the bit whose priority order is the highest are removed, a circuit for...
4926369 Leading 0/1 anticipator (LZA)  
A method and system for performing a leading 0/1 anticipation (LZA) in parallel with the floating-point addition of two operands (A and B) in a computer to significantly reduce the...
4924421 Priority encoding system  
Where the first bit position having a predetermined value; e.g., 1, as viewed from the most significant bit (MSB) or least significant bit (LSB) of the input data, 1 is subtracted from the input...
4864527 Apparatus and method for using a single carry chain for leading one detection and for "sticky" bit calculation  
In a floating point addition or subtraction procedure two shift operations of the operand fraction may be required. The first shift operation, based on the difference between the operand exponent...
4849920 Apparatus for locating and representing the position of an end "1" bit of a number in a multi-bit number format  
The position of an end "1" bit in an input number is detected by applying the inverted bits in parallel to inputs of respective NOR gates (61 to 68), the other inputs of which are connected to the...
4785421 Normalizing circuit  
A normalizing circuit is disclosed which can make bit shift operation for a bit string. The normalizing circuit has a leading "one" detector, an encoder and a bit shifter. The leading "one"...
4773033 Binary data identification circuit  
A binary data identification circuit including first and second potential terminals set to first and second logical potential levels, a series circuit including first to (n-1)th transfer gates...
4748575 Circuit for detecting trailing zeros in numbers  
A system for detecting the presence of trailing zeros in a number. The number is divided into a plurality of consecutive groups, each group having an address. The system also determines the address...
4247891 Leading zero count formation  
In a microprogrammed data processing system, the throughput of the system is increased by apparatus which counts the number of leading zero digits of an operand on the cycle in which the operand...
4224677 Effective digit count on a resultant operand  
In a microprogrammed data processing system, the throughput of the system is increased by apparatus which counts the number of effective digits in an operand which is the result of a decimal...
4145753 Comparing apparatus for variable length word  
A comparing apparatus for comparing variable length word information comprises: first and second memory means for storing record information to be compared, each record information including a...
4064421 High speed modular arithmetic apparatus having a mask generator and a priority encoder  
In a high speed arithmetic apparatus, the tally coded output of a modular mask generator addressed by a binary first operand and the tally coded input of a priority encoder are joined together by...
3678259 ASYNCHRONOUS LOGIC FOR DETERMINING NUMBER OF LEADING ZEROS IN A DIGITAL WORD  
This invention relates to an asynchronous device for counting the number of consecutive leading zeros, starting with the most significant digit, in a digital word. Such a device is useful in...
3571580 DEVICE FOR DETERMINING LEAST SIGNIFICANT "ONE" IN A BINARY WORD  
The position of the least or most significant ONE-bit in a binary word is determined by adding the binary word to another binary word of the same length but consisting of all ONE-bits. The carry...
2800278 Number signal analysing means for electronic digital computing machines  
Matches 51 - 87 out of 87 < 1 2