|
Match
|
Document |
Document Title |
|
|
7589729 |
Image synthesis by rank-1 lattices
Systems and techniques are described in which rank-1 lattices are used in computerized image processing, in particular in the context of image synthesis. These include systems and techniques for...
|
|
|
7552155 |
Apparatus and method to find the maximum or minimum of a set of numbers
An apparatus for determining a best number, representing a maximum or minimum of a set of numbers, includes a first comparator 3 having a latency of at least one clock cycle to compare a current...
|
|
|
7500089 |
SIMD processor with exchange sort instruction operating or plural data elements simultaneously
An SIMD type microprocessor having a plurality of processor elements, wherein data stored in a specific register included in each processor element and data stored in an operand-designated source...
|
|
|
7454451 |
Method for finding local extrema of a set of values for a parallel processing element
A method for finding a local extrema for a single processing element having a set of values associated therewith includes separating the set of values into an odd set of values and an even set of...
|
|
|
7447720 |
Method for finding global extrema of a set of bytes distributed across an array of parallel processing elements
A method for finding an extrema for an n-dimensional array having a plurality of processing elements, the method includes determining within each of the processing elements a dimensional extrema...
|
|
|
7420557 |
Vertex processing when w=0
Vertices defining a graphics primitive may be processed in homogeneous space and projected into normalized device coordinate space by dividing each coordinate of a vertex by w. When the w...
|
|
|
7328227 |
Low power vector summation apparatus
An low power vector summation apparatus is provided for using 2's complement arithmetic without the high switching activity of the prior art. In particular, the invention operates to exploit the...
|
|
|
7233964 |
Method and system for compositing three-dimensional graphics images using associative decision mechanism
A method and system for compositing a plurality of three-dimensional Sub-Images by examining the Depth values of the Pixels corresponding to same spatial location in each Sub-Image and compositing...
|
|
|
7228324 |
Circuit for selectively providing maximum or minimum of a pair of floating point operands
A floating point max/min circuit for determining the maximum or minimum of two floating point operands includes a first analysis circuit configured to determine a format of a first floating point...
|
|
|
7206920 |
Min/max value validation by repeated parallel comparison of the value with multiple elements of a set of data elements
A method of locating a target value includes loading the target value into elements of a first register. The first register includes N elements (N>0). The method also includes indicating in...
|
|
|
7197486 |
Optimization method with constraints and apparatus therefor
In a method for determining a minimum value of an optimization function under constraints given by equations, a set of points which satisfy the constraints is regarded as a Riemannian manifold...
|
|
|
7158891 |
Method and system to build optimal models of 3-dimensional molecular structures
The present invention relates to a method to build 3-dimensional models of molecular structures corresponding to the lowest value of the potential energy function from knowledge of their chemical...
|
|
|
7096132 |
Procedure for estimating a parameter of a local maxima or minima of a function
A method of and system for estimating a parameter of a local maxima or minima of a function. An interpolated local maxima or minima is determined. An interpolation offset is then derived,...
|
|
|
7072922 |
Integrated circuit and process for identifying minimum or maximum input value among plural inputs
Apparatus and process identifies a maximum or minimum value among a plurality of binary values on a plurality of a-bit wide wires in an integrated circuit module. An N-bit vector K is calculated...
|
|
|
6993541 |
Fast hadamard peak detector
A method and apparatus for performing a radix-4 fast Hadamard transform (FHT) with reduced complexity and for directly determining the maximum output of a fast Hadamard transform using either a...
|
|
|
6948056 |
Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages
In one embodiment, a programmable processor searches an array of N data elements in response to N/M machine instructions, where the processor has a pipeline configured to process M data elements in...
|
|
|
6931424 |
Storage efficient minimization logic
A system is provided for finding the result of a binary operation performed on an array of values, along with its address, in a storage-efficient manner. The system is based on a binary tree...
|
|
|
6931513 |
Data converter with statistical domain output
An integrated circuit having statistical processing capability. The integrated circuit has an input for receiving input data in a first data domain. A data converter is provided for converting...
|
|
|
6868430 |
Arithmetic unit for correcting detection output in which corrected operation output is sensitive to mechanical factors
An arithmetic unit for correcting a detection output of a detector for a mechanical error of the detector in accordance with a predetermined input/output characteristic (straight line) is provided....
|
|
|
6848074 |
Method and apparatus for implementing a single cycle operation in a data processing system
An improved method and apparatus for performing single-cycle operations (such as Viterbi decode) in digital processors is disclosed. In one aspect, the invention comprises methods for storing...
|
|
|
6842764 |
Minimum and maximum operations to facilitate interval multiplication and/or interval division
One embodiment of the present invention provides a system for performing a minimum/maximum computation for an interval operation. The system operates by receiving at least four floating-point...
|
|
|
6804693 |
Method for reducing skew in a real-time centroid calculation
A method and corresponding apparatus for determining the centroid (V c ) of a waveform signal being sampled at a set of parameter values (V i , i=1, . . . , n) yielding a corresponding set of...
|
|
|
6769005 |
Method and apparatus for priority resolution
A method and apparatus for resolving priority among a plurality of data values. The priority resolution method of the invention analyzes the data values one bit at a time, starting from the most...
|
|
|
6751638 |
Min and max operations for multiplication and/or division under the simple interval system
One embodiment of the present invention provides a system for performing a minimum computation for an interval multiplication operation. This system receives four floating-point numbers, including...
|
|
|
6748405 |
Method and circuits for performing the quick search of the minimum/maximum value among a set of numbers
In the search of the minimum value among a set of p Numbers coded on q bits, each Number is split into K sub-values coded on n bits (q>=K×n). Parameter K thus assigns a rank to each sub-value...
|
|
|
6718357 |
Microcomputer including an upper and lower clip circuit
A microcomputer is provided with an upper clip circuit for comparing digital values output from an analog-to-digital (AD) converting circuit 1 with a high level reference value A, and replacing a...
|
|
|
6606047 |
Methods and apparatus for estimating clipped samples during analog to digital conversion
A circuit, for digitizing an analogue signal includes an analogue to digital converter, a clip processor adapted to estimate a value for clipped digital signal samples, and a buffer adapted to...
|
|
|
6539408 |
Preconditioning of source data for packed min/max instructions
Source data can be preconditioned to perform a packed min/max operation. A first selector can be coupled to a first invertor and a first input. A second selector can be coupled to a second invertor...
|
|
|
6529923 |
Method for improving the accuracy in the determination of a waveform center of a waveform signal
Prior to performing a centroid calculation on a waveform signal that is discretely sampled at a limited number of sample points, the last sample point (V N , A N ) is eliminated if the magnitude of...
|
|
|
6490375 |
Methods for finding peaks in a characteristic surface of an image
An efficient and reliable method that identifies possible reference sites in an image is disclosed. The method emphasizes customizing the identification of reference sites for each application by...
|
|
|
6470440 |
Vector compare and maximum/minimum generation apparatus and method therefor
An apparatus for compare and maximum/minimum and a method therefor are implemented. Selection circuitry selects a data value signal for outputting between an a pair of vector operands and...
|
|
|
6463450 |
Method and apparatus for the location of the peak of a function using a filter bank
A method and apparatus for determining the location of the peak of a signal using an adaptive filter bank. The method includes the steps of providing a set of calculated output points for the...
|
|
|
6446101 |
Apparatus for fast determination of a prescribable number of highest value signals
An apparatus for a fast determination of a prescribable number of highest value input signals from a number of input signals each comprising an input word having a number of recoders, each one of...
|
|
|
6411975 |
Digital processing
In digital processing, a method and circuit for implementing at least one of a maximum and a minimum instruction between a source operand and a destination operand in which an arithmetic operation...
|
|
|
6347324 |
Ordering devices
An ordering device which enables off-loading of ordering tasks from a processor in a system. The ordering device includes an array of logic cells arranged as a set of rows. Each row is capable of...
|
|
|
6341296 |
Method and apparatus for efficient selection of a boundary value
In accordance with the present invention, a logic circuit identifies the maximum or minimum boundary values from a group of values and also designates the input value(s) which match the boundary...
|
|
|
6243663 |
Method for simulating discontinuous physical systems
The mathematical foundations of conventional numerical simulation of physical systems provide no consistent description of the behavior of such systems when subjected to discontinuous physical...
|
|
|
6115725 |
Semiconductor arithmetic apparatus
The real time compression of moving images employing vector quantization is realized using simple hardware and with an optimal compression ratio with respect to the communication line capacity...
|
|
|
6081820 |
Method and apparatus for filtering a signal using a window value
An apparatus and method for filtering and stabilizing a signal by using a window value is provided. The signal is sampled and each sample of the signal is input to the method or apparatus and...
|
|
|
5997171 |
Method and system for digital data storage, abstraction and compression to preserve the most useful characteristics of the data
Data is digitally sampled at intervals, and these samples are stored for a fixed period. During this period the samples are also processed to select certain characteristics, such as maximum,...
|
|
|
5991785 |
Determining an extremum value and its index in an array using a dual-accumulation processor
A data processor determines an overall extremum value of an input set of array data, with the input set of array data partitionable into a first set of array data and a second set of array data....
|
|
|
5894426 |
Maximum/minimum value determination apparatus
A maximum/minimum value determination apparatus for determining a maximum/minimum value between two digital signals includes two conversion modules each of which receives a first digital signal and...
|
|
|
5890105 |
Low bit rate coding system for high speed compression of speech data
A data array forming circuit replaces part of software operation in a low bit rate coding system. The circuit includes a memory storing plural kinds of basic data groups, and an address generating...
|
|
|
5867408 |
Process and device with digital signal processor for the implementation of a viterbi algorithm
This devise comprising a digital signal processor (1) proper, a ROM program memory (2) and a RAM data memory (3) which are connected respectively to the processor, is characterized in that...
|
|
|
5841679 |
Vector computation device and vector computation method
A method of determining which search target vector from a plurality of search target vectors is closest to an input vector. A device to perform the method is also disclosed. Rather then perform a...
|
|
|
5787005 |
Method and apparatus for signal threshold adjustment that compensates for signal asymmetry
A method and apparatus for signal threshold adjustment that compensates for signal asymmetry which utilizes an algorithm to detect each side of an asymmetric signal independently to ensure that the...
|
|
|
5752072 |
Sorting scheme without compare and branch instructions
A sorting scheme which does not require any compare or branch instructions is particularly useful for computers with multiple parallel functional units. Sorting two numbers or binary strings is...
|
|
|
5748672 |
System for measuring jitter in a non-binary digital signal
To measure various frequency components of the jitter of the deviation of the transition times in a signal on a signal line (44) from nominal bit times, a sampler (40) samples the signal at a rate...
|
|
|
5737251 |
Rank order filter
A rank order filter is disclosed in which the maximum value, the minimum value and the median value are determined in a 3×3 local area having three sample values in each of column and row. The...
|
|
|
5726923 |
Minimum/maximum data detector
A minimum/maximum data detector for rapidly detecting the minimum or the maximum data from a plurality of numeric data. In FIG. 1 , one of consecutive numeric data stored in memory 1 is read out by...
|