|
Match
|
Document |
Document Title |
|
|
7606850 |
Method and apparatus for providing a base-2 logarithm approximation to a binary number
An apparatus for providing a base-2 logarithm approximation to a binary number is disclosed. A position k of the most significant bit within a binary number is located. Then, all bits that are less...
|
|
|
7602907 |
Elliptic curve point multiplication
Systems and methods configured for recoding an odd integer and elliptic curve point multiplication are disclosed, having general utility and also specific application to elliptic curve point...
|
|
|
7602856 |
Mixer for mixing a signal and method for mixing a signal
A mixer for mixing a signal, present as a sequence of time-discrete values with a time interval between two time-discrete values defining a first sampling frequency from a current frequency to a...
|
|
|
7558811 |
Electronic control apparatus and memory apparatus for electronic control apparatus
An electronic control apparatus has a memory which stores a map consisting of a set of map points and corresponding set of map values, with the map values representing respective physical quantity...
|
|
|
7523150 |
Binary representation of number based on processor word size
A method of converting a number to a binary representation based on a processor word size is described. In accordance with the method, a predetermined size segment of a number is converted to a...
|
|
|
7522171 |
On-the-fly reordering of 32-bit per component texture images in a multi-cycle data transfer
A system of processing data in a graphics processing unit having a core configured to process data in hexadecimal form and other graphics modules configured to process data in quads includes a...
|
|
|
7489315 |
Pixel stream assembly for raster operations
Systems and methods for converting graphics data represented in a hexadecimal form into a quad form may be used to reorganize the graphics data for performing raster operations. Prior to performing...
|
|
|
7477260 |
On-the-fly reordering of multi-cycle data transfers
A system of processing data in a graphics processing unit having a core configured to process data in hexadecimal form and other graphics modules configured to process data in quads includes a...
|
|
|
7477171 |
Binary-to-BCD conversion
Disclosed herein are various embodiments of circuitry and methods to convert from a binary value to a BCD value.
|
|
|
7461107 |
Converter circuit for converting 1-redundant representation of an integer
A fixed-point arithmetic unit comprises a plurality of full-adders and half-adders arranged in at least an input row and an output row. A plurality of inputs to the input row is arranged to receive...
|
|
|
7433905 |
Device and method for processing digital values in particular in non-adjacent form
A table establishes correspondence between first sets of at least one number, expressed in accordance with a signed code where each number may have the value of 0, 1 or −1, and second sets of at...
|
|
|
7430656 |
System and method of converting data formats and communicating between execution units
A method and system including transmitting data in an architectural format between execution units in a multi-type instruction set architecture and converting data received in the architectural...
|
|
|
7401107 |
Data processing apparatus and method for converting a fixed point number to a floating point number
A data processing apparatus and method are provided for converting an m-bit fixed point number to a rounded floating point number having an n-bit significand, where n is less than m. The data...
|
|
|
7389499 |
Method and apparatus for automatically converting numeric data to a processor efficient format for performing arithmetic operations
A compiler (or interpreter) detects source language instructions performing arithmetic operations using a fixed point format (preferably packed decimal). Where the operation can be performed...
|
|
|
7263539 |
Circuit and method for generating fixed point data with reduced circuit scale
A decoding rate is improved while reducing a circuit scale, in a fixed point data generating circuit. When a plurality of floating point data are inputted, for example, the maximum floating point...
|
|
|
7236995 |
Data processing apparatus and method for converting a number between fixed-point and floating-point representations
A data processing apparatus and method for converting a number between fixed-point and floating-point representations. More particularly, the data processing apparatus includes a data processing...
|
|
|
7219336 |
Tracking format of registers having multiple content formats in binary translation
In one embodiment of the invention, a register format of a source register operated on by a source instruction in a source block of code is determined. The register format includes an input...
|
|
|
7216138 |
Method and apparatus for floating point operations and format conversion operations
A method and apparatus are described for converting a number from a floating point format to an integer format or from an integer format to a floating point format responsive to a control signal of...
|
|
|
7191200 |
Method and apparatus for binary number conversion
The method and apparatus use two inequalities to determine whether an estimated value obtained from conventional method and a correct value obtained from ideal conversion is identical. When those...
|
|
|
7162542 |
Cascading network apparatus for scalability
Cascading network apparatus, such as a validator, a transformer and a switch, or combination thereof, as example.
|
|
|
7113969 |
Formatting denormal numbers for processing in a pipelined floating point unit
A floating point unit (FPU) for processing denormal numbers in floating point notation, a method of processing such numbers in an FPU and a computer system employing the FPU or the method. In one...
|
|
|
7111028 |
Data conversion method, a data conversion circuit and a data conversion program
A method of the data conversion, a data conversion circuit and a data conversion program are provided which make the memory capacity of the circuit for storing the converted data small and can make...
|
|
|
7103621 |
Processor efficient transformation and lighting implementation for three dimensional graphics utilizing scaled conversion instructions
Efficient techniques for computation of texture coordinates using scaled conversion operations for a 3D graphics pipeline utilizing a scaled floating point to integer instruction and a scaled...
|
|
|
7079950 |
Location information conversion device, control method therefor, location information providing system using them, and control method therefor
A location information conversion device which can ensure privacy protection of a search object. Upon receiving a request with a designated accuracy from an input/output section, a location...
|
|
|
7024438 |
Method of generating positive integer number in Hebrew number system
A method for generating a corresponding Hebrew character representation for a positive integer number and a Hebrew number generating system that accepts a positive integer number as input and...
|
|
|
6990505 |
Method/apparatus for conversion of higher order bits of 64-bit integer to floating point using 53-bit adder hardware
A floating point unit capable of converting a 64-bit integer number to a floating point format is provided. The floating point unit includes an 11-bit zero/one complement detect circuitry in an...
|
|
|
6981009 |
Apparatus and method for computing a logarithm of a floating-point number
An apparatus for computing a logarithm to a base p of a floating-point number X. The floating-point number X is represented in the format of (−1) Sx ·2 Ex ·M x , where M x =(1+f x )=(1+A x ·2...
|
|
|
6965906 |
Converting negative floating point numbers to integer notation without two's complement hardware
For use in a processor having integer and floating point execution cores, logic circuitry for, and a method of, converting negative numbers from floating point notation to integer notation. In one...
|
|
|
6948014 |
Register for the parallel-serial conversion of data
Register for the parallel-serial conversion of data having a plurality of cyclically driven shift registers ( 2 ), each comprising series-connected data holding elements ( 3 ), each data holding...
|
|
|
6915317 |
Method of converting a linear value to an integer
A linear value is converted to an integer equivalent, where a triangle OAB is considered, consisting of the origin 0 ( 0,0 ), point A (L,Y) and point B (L, 0 ), and the conversion is accomplished...
|
|
|
6898615 |
Signal processing unit and signal processing method including using an exponent part and a mantissa part for power generation
An exponent part extraction section extracts a bit series from the exponent part of an inputted floating point data. A mantissa part extraction section extracts the uppermost K bits from the...
|
|
|
6842850 |
DSP data type matching for operation using multiple functional units
An instruction set architecture (ISA) for application specific signal processor (ASSP) is tailored to digital signal processing applications. The ISA implemented with the ASSP, is adapted to DSP...
|
|
|
6829627 |
Floating point unit for multiple data architectures
A computer system with a floating point unit (“FPU”) for supporting multiple floating point architectures is provided. The system includes a format converter for converting between the internal...
|
|
|
6801924 |
Formatting denormal numbers for processing in a pipelined floating point unit
A floating point unit (FPU) for processing denormal numbers in floating point notation, a method of processing such numbers in an FPU and a computer system employing the FPU or the method. In one...
|
|
|
6785701 |
Apparatus and method of performing addition and rounding operation in parallel for floating-point arithmetic logical unit
A floating-point ALU that performs an IEEE rounding and an addition in parallel in a simultaneous rounding method (SRM) type floating-point adder. The floating-point ALU includes an...
|
|
|
6757700 |
Self-stabilizing, portable and efficient computer arithmetic using mappings of D Scale points
A method and apparatus for signal and noise processing employs a D Scale, which assigns the results of arithmetic operations to a set of values of controlled density and value. The signal processor...
|
|
|
6751725 |
Methods and apparatuses to clear state for operation of a stack
Methods and apparatuses to clear state for operation of a stack. According to one embodiment of the invention, a processor comprises a set of one or more storage areas and a decode unit. The set of...
|
|
|
6725246 |
Method and apparatus for varying-radix numeration system
A method and apparatus for a varying-radix numeration system is described. A method includes receiving a first sequence of values, determining a number of positions for a second sequence of values,...
|
|
|
6684232 |
Method and predictor for streamlining execution of convert-to-integer operations
During execution of floating point convert to integer instructions, the necessity for incrementing the instruction result during rounding is predicted early and utilized to predict the result sign,...
|
|
|
6671796 |
Converting an arbitrary fixed point value to a floating point value
A method and apparatus are provided for performing efficient conversion operations between floating point and fixed point values on a general purpose processor. This is achieved by providing an...
|
|
|
6658625 |
Apparatus and method for generic data conversion
The preferred embodiments of the present invention provide a method and apparatus for generic data conversion. A generic data convertor interprets a data description that has configurable data...
|
|
|
6647401 |
High speed emulation of arithmetic operations
A method of executing arithmetic operations in a data processing apparatus wherein first and second numbers having a main frame “e-mode format are converted to IEEE double format. Arithmetic...
|
|
|
6615341 |
Multiple-data bus architecture for a digital signal processor using variable-length instruction set with single instruction simultaneous control
A digital signal processor (DSP) employs a variable-length instruction set. A portion of the variable-length instructions may be stored in adjacent locations within memory space with the beginning...
|
|
|
6606097 |
Circuit for generating frame buffer values
A floating point to fixed point converter suitable for determining values for an n-bit frame buffer of a graphics adapter is disclosed. The converter includes a floating point unit that receives a...
|
|
|
6587070 |
Digital base-10 logarithm converter
A circuit ( 100 ) for performing base 10 logarithmic calculations of a binary signal in a digital system that optimizes accuracy of the calculation. The circuit comprises a priority encoder ( 108...
|
|
|
6559856 |
Apparatus for fixed-point graphics and method therefor
Lighting parameters are received as floating-point numbers from a software application via an application programming interface (API). The floating-point numbers are converted to a fixed-point...
|
|
|
6553399 |
Method and circuit for envelope detection using a peel cone approximation
The present invention discloses an envelope detection circuit by using a peel cone approximation concept. The envelope detection circuit comprises an absolute value comparision mechanism, a read...
|
|
|
6535898 |
Fast floating-point truncation to integer form
A processor representation of a floating-point data item is converted to a representation of a truncated integer item, without changing the rounding mode of a processor. When the current rounding...
|
|
|
6529922 |
Instruction set for controlling a processor to convert linear data to logarithmic data in a single instruction that define the exponent filed of the logarithmic value
An instruction set for control of an audio signal processor that allows for a high degree of flexibility in generating desired sound effects. The instruction set serves as a multi-functional...
|
|
|
6523050 |
Integer to floating point conversion using one's complement with subsequent correction to eliminate two's complement in critical path
For use in a processor having a floating point execution core, logic circuitry for, and a method of, converting negative numbers from integer notation to floating point notation. In one embodiment,...
|