|
Match
|
Document |
Document Title |
|
|
7627622 |
System and method of curve fitting
The invention relates to fitting a curve to a plurality of data points. A “seed curve” is determined from a first set of data points selected from the plurality of data points. From the...
|
|
|
7616802 |
Light reflection intensity calculation circuit
A circuit for calculating a light reflected component with high accuracy. The circuit for calculating a reflected component of light reflected from an object having a rough surface comprises a...
|
|
|
7613762 |
Floating point remainder with embedded status information
A system for providing a floating point remainder comprises an analyzer circuit configured to determine a first status of a first floating point operand and a second status of a second floating...
|
|
|
7603402 |
Solution program recording media for simultaneous linear equations having band coefficient matrix
The solution program causes a computer to execute step 1 for performing, in parallel, the LU decomposition on the column block comprising a plurality of columns and for storing the result in the...
|
|
|
7602855 |
Method and apparatus for singular value decomposition of a channel matrix
A method and apparatus for decomposing a channel matrix in a wireless communication system are disclosed. A channel matrix H is generated for channels between transmit antennas and receive...
|
|
|
7599974 |
Data processing apparatus and method for comparing floating point operands
A data processing apparatus compares first and second floating point operands to produce a comparison result. For each floating point operand, a first component is derived from a predetermined...
|
|
|
7593976 |
Method and apparatus for finding the next free bit in a register
The present invention provides a method and apparatus for finding the next free bit in a register, starting from a known pointer. The present invention breaks the N bits of a vector in a register...
|
|
|
7587437 |
Parallel efficiency calculation method and apparatus
This parallel efficiency calculation method can be applied, even in a case where a load balance is not kept, to many parallel processing including a heterogeneous computer system environment, and...
|
|
|
7558811 |
Electronic control apparatus and memory apparatus for electronic control apparatus
An electronic control apparatus has a memory which stores a map consisting of a set of map points and corresponding set of map values, with the map values representing respective physical quantity...
|
|
|
7552155 |
Apparatus and method to find the maximum or minimum of a set of numbers
An apparatus for determining a best number, representing a maximum or minimum of a set of numbers, includes a first comparator 3 having a latency of at least one clock cycle to compare a current...
|
|
|
7552154 |
System and method for statistically separating and characterizing noise which is added to a signal of a machine or a system
Method for finding the probability density function type and the variance properties of the noise component N of a raw signal S of a machine or a system, said raw signal S being combined of a pure...
|
|
|
7539714 |
Method, apparatus, and instruction for performing a sign operation that multiplies
Method, apparatus, and program means for performing a sign and multiply operation. In one embodiment, an apparatus includes execution resources to execute a first instruction. In response to the...
|
|
|
7533139 |
Method and system for multithread processing of spreadsheet chain calculations
Embodiments of the invention involve a method of concurrent processing of chain calculations using multiple processors each having a separate recalculation engine in a spreadsheet program. The...
|
|
|
7490118 |
Expanding instruction set using alternate error byte
Expanding the capacity of a fixed digital field using a unique number calculated from the digital field, such as an error code. Expansion is possible by calculating a new error code using a...
|
|
|
7469265 |
Methods and apparatus for performing multi-value range checks
In a first aspect, a method is provided for determining in which of n intervals a sum of two or more numbers resides. The method includes determining the two or more numbers, and providing fewer...
|
|
|
7461106 |
Apparatus and method for low complexity combinatorial coding of signals
The invention utilizes low complexity estimates of complex functions to perform combinatorial coding of signal vectors. The invention disregards the accuracy of such functions as long as certain...
|
|
|
7454450 |
Mixed-signal system for performing Taylor series function approximations
A mixed-signal system for performing Taylor series function approximations is disclosed. The mixed-signal system includes a digital-to-analog converter (DAC), multiple resistor-to-resistor (R2R)...
|
|
|
7403963 |
Re-sampling with an arbitrary scaling ratio
A simple to implement sample rate conversion system consisting of an input/output data flow controller, interpolation coefficient generation, and output data flow control to generate the converted...
|
|
|
7401106 |
Maximum change data pattern
In an embodiment of the invention, an apparatus for generating a maximum change data pattern, includes: a shift stage configured to shift a generated signal to the right by one bit and to generate...
|
|
|
7395304 |
Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic
A method and apparatus is disclosed that uses an arithmetic circuit for adding numbers represented in a redundant form to also subtract numbers received in redundant form, including numbers...
|
|
|
7389416 |
Method of verifiably sharing a secret in potentially asynchronous networks
In accordance with the present invention, there is provided a method for sharing a secret value x among n participating network devices via an asynchronous network. The n participating network...
|
|
|
7376685 |
Apparatus and method for computing SHA-1hash function
An apparatus and method for computing a SHA-1 hash function value are provided. The apparatus includes a first register unit including a plurality of registers that store a first bit string of...
|
|
|
7359928 |
Hardware quantum gate
A hardware quantum gate for running quantum algorithms in a very fast manner exploits the fact that a large number of multiplications required by an entanglement operation of the quantum algorithm...
|
|
|
7346637 |
Polynomial time deterministic method for testing primality of numbers
A method and system for generating prime numbers and testing for primality of an integer. This invention has applicability to “public key” and other encryption techniques that play an important...
|
|
|
7343387 |
Algorithm for configuring clocking system
A system and method for configuring an automatic test system to produce a plurality of clocks from a reference clock includes a user interface and software. The user interface receives a plurality...
|
|
|
7334012 |
Reverse division process
Described herein is a method that includes storing partial quotients of a continued fraction in a first set of counters, initializing a second sets of counters with counter values, decrementing a...
|
|
|
7334008 |
Quantum gate for carrying out a grover's quantum algorithm and a relative method of performing the interference operation of a grover's quantum algorithm
A quantum gate for running a Grover's quantum algorithm using a binary function having a vector basis of n qubits is provided. The quantum gate includes a superposition subsystem, an entanglement...
|
|
|
7332738 |
Quantum phase-charge coupled device
A method for reading out the state of a mesoscopic phase device. In the method the mesoscopic phase device is coherently coupled to a mesoscopic charge device using a phase shift device and the...
|
|
|
7319659 |
OFDM receiver, mode detector therefor, and method for processing OFDM signals
A method of mode detection for OFDM signals. The method comprises the steps of delaying the OFDM signal for a first and second number of samples, multiplying the two delayed signals by coefficient...
|
|
|
7272622 |
Method and apparatus for parallel shift right merge of data
A method for a parallel shift right merge of data. The method of one embodiment comprises receiving a shift count of M. A first operand having a first set of L data elements is shifted left by...
|
|
|
7271617 |
Electronic circuit with array of programmable logic cells
An electronic circuit has a programmable logic cell with a plurality of programmable logic units that are capable of being configured to operate in a multi-bit operand mode and a multiplexing mode....
|
|
|
7263538 |
Curve tracing system
A curve tracing system and method of extracting a smooth curve from a plurality of image data points includes the steps of: partitioning the data points into a plurality of groups each defined by a...
|
|
|
7233963 |
Systems and methods for diffusing clipping error
Systems and methods are provided for diffusing clipping error in a computing system. When a data set contains values which are to be restricted to a range, and the data set includes one or more...
|
|
|
7203715 |
Method and relative quantum gate for running a Grover's or a Deutsch-Jozsa's quantum algorithm
A method of performing a Grover's or a Deutsch-Jozsa's quantum algorithm being input with a binary function defined on a space having a basis of vectors of n of qubits includes carrying out a...
|
|
|
7203714 |
Logic circuit
A CMOS logic circuit is disclosed wherein the number of kinds of basic parts is suppressed to five to allow designing of a circuit which operates at a high speed and repetitiveness of wiring lines...
|
|
|
7197486 |
Optimization method with constraints and apparatus therefor
In a method for determining a minimum value of an optimization function under constraints given by equations, a set of points which satisfy the constraints is regarded as a Riemannian manifold...
|
|
|
7194500 |
Scalable gray code counter
The invention is a Gray code counter that uses a carry chain to determine the state of each bit of the counter. An additional bit that toggles at every clock is used to originate the carry chain,...
|
|
|
7146391 |
Method and system for implementing SLICE instructions
Provided is a system and method for a modem including one or more processing paths. Also included is a number of interconnected modules sequentially arrayed along the one or more paths. Each module...
|
|
|
7143085 |
Optimization of server selection using euclidean analysis of search terms
Euclidean analysis is used to define queries in terms of a multi-axis query space where each of the keywords T 1 , T 2 , . . . T i , . . . T n is assigned an axis in that space. Sets of test...
|
|
|
7111166 |
Extending the range of computational fields of integers
An extension of the serial/parallel Montgomery modular multiplication method with simultaneous reduction as previously implemented by the applicants, adapted innovatively to perform both in the...
|
|
|
7103620 |
Method and apparatus for verification of digital arithmetic circuits by means of an equivalence comparison
A method and an apparatus for verification of arithmetic digital circuits is disclosed, wherein a first circuit, called a specification, is compared for equivalence with a further circuit called an...
|
|
|
7103502 |
Enhanced system for detection of randomness in sparse time series distributions
A two-step method and apparatus are provided for automatically characterizing the spatial arrangement among the data points of a time series distribution in a data processing system. The method and...
|
|
|
7096239 |
Trigonometry calculator
A trigonometry calculator is programmed with four selectable calculations of unknown parameters of any plane triangle having three known parameters. The calculations accept known parameters of SIDE...
|
|
|
7080253 |
Audio fingerprinting
A system and methods for the creation, management, and distribution of media entity fingerprinting are provided. In connection with a system that convergently merges perceptual and digital signal...
|
|
|
7076060 |
Cipher
A cipher for enciphering and deciphering a signal includes a plurality of sequentially coupled cipher units, each cipher unit being operable to carry out a reversible operation on the signal. The...
|
|
|
7069282 |
Method of performing the superposition operation of a Grover's or a Deutsch-Jozsa's quantum algorithm and a relative quantum gate
A quantum gate performs the superposition operation of a Grover's or of a Deutsch-Jozsa's quantum algorithm in a very fast manner. This is done by performing all multiplications by using logic...
|
|
|
7062524 |
Method and apparatus for solving an inequality constrained global optimization problem
A system that solves a global inequality constrained optimization problem specified by a function ƒ and a set of inequality constraints p i (x)≦0(i=1, . . . , m), wherein ƒ and p i are scalar...
|
|
|
7054894 |
Generator circuit for generating large numbers
The invention relates, in general, to circuits and techniques for generating numbers and, in particular, to digital semiconductor circuit for generating large numbers. For generating such large...
|
|
|
7043510 |
Determining the equivalence of two sets of simultaneous linear algebraic equations
A computer implemented method ( 200 ) is described for determining the equivalence of two sets of simultaneous linear algebraic equations. Each of said equations is of a form:
|
|
|
7043018 |
Prime number generation method, prime number generation apparatus, and cryptographic system
A prime number generation method for efficiently generating prime numbers that are highly resistant to the P−1 and P+1 methods. These prime numbers are used in a cryptosystem. Prime candidates...
|