|
Match
|
Document |
Document Title |
|
|
8170860 |
Method and device for emulating control and/or regulating functions of a control or regulating device
A method and an emulation device for emulating control and/or regulating functions of a control or regulating unit, in particular of a motor vehicle. For emulation, the functions are swapped out...
|
|
|
8165866 |
Emulation system
An emulation system includes a controller, an emulation calculator, an emulation storage unit, and an interface unit. The emulation calculator includes a device under test (DUT) and emulates the...
|
|
|
8160864 |
In-circuit emulator and pod synchronized boot
A synchronized boot process for an In-Circuit Emulator system. A real microcontroller is operated in lock-step synchronization with a virtual microcontroller to permit In-Circuit Emulation that...
|
|
|
8160863 |
System and method for connecting a logic circuit simulation to a network
A system and method for connecting a running logic circuit simulation to a network running at a higher speed that includes a computer for receiving data packets from the network and storing the...
|
|
|
8145469 |
System and method for providing compact mapping between dissimilar memory systems
A memory mapping system for compactly mapping dissimilar memory systems and methods for manufacturing and using same. The mapping system maps a source memory system into a destination memory system...
|
|
|
8140314 |
Optimal bus operation performance in a logic simulation environment
Sample-count feedback from bus functional models and a binary convergence algorithm are to generate optimal sampling values for an accelerator, or hardware assisted simulator. The simulator...
|
|
|
8112267 |
System and a method for checking lock-step consistency between an in circuit emulation and a microcontroller
A system and a method for checking consistency of a lock-step process while debugging a microcontroller code. The virtual microcontroller and the microcontroller simultaneously and independently...
|
|
|
8108201 |
Method for emulating a native device on a host computer system
A native device includes a memory storing a personal computing environment; an interface configured for coupling with a host information processing system; a native function system for performing a...
|
|
|
8103496 |
Breakpoint control in an in-circuit emulation system
A breakpoint control mechanism for an In-Circuit Emulation system. Break bits are assigned to each instruction address and stored in a lookup table within a base station containing a virtual...
|
|
|
8103497 |
External interface for event architecture
A device for monitoring events. The device may have a programmable event engine for detecting events and a memory array coupled to the event engine. The array may store data for programming the...
|
|
|
8078898 |
Synchronizing TAP controllers with sequence on TMS lead
A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during...
|
|
|
8074131 |
Generic debug external connection (GDXC) for high integration integrated circuits
A high integration integrated circuit may comprise a plurality of processing cores, a graphics processing unit, and an uncore area coupled to an interface structure such as a ring structure. A...
|
|
|
8074135 |
Apparatus and method for testing and debugging an integrated circuit
An integrated circuit includes an embedded processor. An embedded in-circuit emulator is located within the embedded processor. The embedded in-circuit emulator performs a test on the integrated...
|
|
|
8065512 |
Embedded memory protection
One embodiment of the present application includes a microcontroller (30) that has an embedded memory (46), a programmable processor (32), and a test interface (34). The memory (46) is accessible...
|
|
|
8027829 |
System and method for integrated circuit emulation
A system and method for integrated circuit emulation. One embodiment provides a system for in-circuit emulation of an integrated circuit device with program-controlled components. The system...
|
|
|
8024170 |
Configuration of reconfigurable interconnect portions
Configuring reconfigurable interconnect resources employing a switch matrix and configuration bit look-up table are disclosed. Reconfigurable interconnect resources include multiplexors to decrease...
|
|
|
7991606 |
Embedded logic analyzer functionality for system level environments
An electronic design automation system merges embedded logic analyzer technology with system level design and analysis technology. Embedded logic analyzers provide hardware to allow board-level...
|
|
|
7979745 |
On-chip debug emulator, debugging method, and microcomputer
An on-chip debug emulator is capable of connecting to the target device and the host device for remotely debugging the program in the target device. The on-chip debug emulator contains a debug...
|
|
|
7975198 |
Test system and back annotation method
A test system for performing a test of a device is provided that comprises a source file of a test plan that describes a program for performing a test, and one or more of elements that are formed...
|
|
|
7971254 |
Method and system for low-latency detection of viruses transmitted over a network
This invention relates generally to systems and methods for rapid, low-latency detection of viruses in network transmissions and specifically to methods for determining which parts of a network...
|
|
|
7945888 |
Model-based hardware exerciser, device, system and method thereof
Device, system and method for verification of a hardware system-under-test including at least one processor. A method includes building an executable image of a hardware exerciser adapted for...
|
|
|
7941771 |
Method for functional verification of an integrated circuit model for constituting a verification platform, equipment emulator and verification platform
A method for on demand functional verification of a software model of an application specific integrated circuit (ASIC), in a low-level programming language, which separately handles the creation...
|
|
|
7937259 |
Variable clocking in hardware co-simulation
Various embodiments of a co-simulation system are disclosed. In one embodiment, a data processing arrangement executes a simulator that simulates a first block of an electronic circuit design. A...
|
|
|
7937258 |
System and method for providing compact mapping between dissimilar memory systems
A memory mapping system for providing compact mapping between dissimilar memory systems and methods for manufacturing and using same. The memory mapping system can compactly map contents from one...
|
|
|
7934205 |
Restructuring computer programs
A method of restructuring a source computer program to a target computer program. A defined source computer program has source code. A set of tasks is defined for the source computer program to be...
|
|
|
7930165 |
Procedure and device for emulating a programmable unit providing system integrity control
A method and corresponding equipment for emulation of a target programmable unit, which has at least one CPU, by means of an external emulation device, which is coupled to the target programmable...
|
|
|
7924845 |
Message-based low latency circuit emulation signal transfer
Message send and receive blocks are provided to emulation ICs and reconfigurable interconnect ICs of an emulation system to reduce the multiplexed transfer latency of critical emulation signals....
|
|
|
7921333 |
Method and systems for providing data replay, reprocess and retrigger functions in an analyzer
A replay analyzer is disclosed. The replay analyzer is able to capture traffic from a transmission medium such as a buss and store it in a trace buffer. The replay analyzer can replay that captured...
|
|
|
7913143 |
Test quality evaluating and improving system for semiconductor integrated circuit and test quality evaluation and improvement method for semiconductor integrated circuit
A test quality evaluating and improving system has a fault-layout information link section which creates a weighted fault dictionary by correlating a layout element related to an undetected fault,...
|
|
|
7904288 |
Hardware emulator having a variable input emulation group
A hardware emulator having a variable input emulation group is described. Each emulation group comprises two or more processors, where one of the processors (a first processor) is coupled to a data...
|
|
|
7851932 |
Backpack based system for human electricity generation and use when off the electric grid
An electricity-generating backpack that is substantially lighter in weight, has the multiple springs replaced with one large spring whose spring constant can be adjusted in the field in seconds,...
|
|
|
7848914 |
Monitoring physical parameters in an emulation environment
A method and system is disclosed for monitoring and viewing physical parameters while the emulator is emulating a design. Additionally, the parameters are in real time or substantially real time,...
|
|
|
7844764 |
Unitary control module with adjustable input/output mapping
A unitary control module having adjustable input and output mapping functionality, including methods of configuring such devices for use in different applications, are disclosed. The unitary...
|
|
|
7827023 |
Method and apparatus for increasing the efficiency of an emulation engine
A method and apparatus for a memory efficient hardware emulator. The emulator comprises a plurality of processor dusters having data within the duster is stored in at least one data array, where...
|
|
|
7818163 |
Architecture for dynamically reconfigurable system-on-chip arrangements, related methods and computer program product
A system-on-chip arrangement having, in possible combination with a processor, a plurality of reconfigurable gate array devices, and a configurable Network-on-Chip connecting the gate array devices...
|
|
|
7788299 |
File formatting on a non-tape media operable with a streaming protocol
A method and apparatus for a generating a tape format like file with an associated look-up table on a non-tape storage medium is disclosed. In one configuration, a data storage arrangement can...
|
|
|
7779412 |
Task scheduling method for low power dissipation in a system chip
A system chip includes a plurality of processing elements for performing primary computations of a plurality of tasks, a plurality of non-processing elements for controlling flow of data associated...
|
|
|
7765095 |
Conditional branching in an in-circuit emulation system
An In-Circuit Emulation system. A real microcontroller (device under test) operates in lock-step with a virtual microcontroller so that registers, memory locations and other debugged data can be...
|
|
|
7761285 |
Data processing condition detector with table lookup
In support of data processing emulation, a data processing condition indicated by a predetermined number of digital data processing signals can be detected by applying the digital data processing...
|
|
|
7756686 |
Process and means for block-based modeling
A modeling system and process for computer-aided, block-based modeling by preparing a first block diagram in a first model plane that relates to a first abstraction stage, in which at least one...
|
|
|
7743296 |
Logic analyzer systems and methods for programmable logic devices
A method of programming a programmable logic device (PLD), in accordance with an embodiment, includes receiving trigger unit information of a logic analyzer via a software interface for monitoring...
|
|
|
7743294 |
Diagnostic mode switching
A system is described having a JTAG diagnostic unit and a serial wire diagnostic unit. A watcher unit is connected to a data connection shared between the diagnostic units. Special patterns...
|
|
|
7739101 |
Equivalent circuit of inductor
An equivalent circuit of an inductor is provided with a five wire structure. A first wire has a first resistor, an inductor, and a third resistor connected in series. A second wire is connected in...
|
|
|
7721167 |
Apparatus and method for testing and debugging an integrated circuit
A system for receiving Joint Task Action Group (JTAG) data bits from a device under test includes a deserializer that receives serial messages from the device under test and forms data frames based...
|
|
|
7716034 |
Multi-port trace data handling
A method of trace data compression receives trace data on a first port and a second port stores a prior data value. If trace data is received on only one port, then that trace data is transmitted...
|
|
|
7716036 |
Method and apparatus to use clock bursting to minimize command latency in a logic simulation hardware emulator / accelerator
The present invention utilizes clock bursting to minimize command latency in a logic simulation hardware emulator/accelerator. The emulator/accelerator includes an emulator system having logic gate...
|
|
|
7716654 |
Simulation of multi top-level graphical containers in computing environments
Techniques for simulation of multi top-level graphical-containers (e.g., frames) in an object-oriented computing environment are disclosed. A Multi Top-level Graphical-Container Simulator (MTGS)...
|
|
|
7711540 |
In-circuit emulation system with a programming function
An in-circuit emulation system with a programming function includes a system power supply, a DC/DC converter, a processing device, a programmer socket and a connector. The system power supply...
|
|
|
7693703 |
Configuration of reconfigurable interconnect portions
Configuring reconfigurable interconnect resources employing a switch matrix and configuration bit look-up table are disclosed. Reconfigurable interconnect resources include multiplexors to decrease...
|
|
|
7689959 |
Code generator for finite state machines
The present invention relates to a method for automatically generating HDL code, a code generator and a product for generating the code for the purpose of its implementation in programmable logic,...
|