Match Document Document Title
7130788 Emulation components and system including distributed event monitoring, and testing of an IC design under emulation  
Data processing resources are distributively provided to an emulation system to locally and correspondingly generate testing stimuli, and applying the generated testing stimuli to partitions of an...
7127387 Multi-port trace data handling  
A method of trace data compression receives trace data on a first port and a second port stores a prior data value. If trace data is received on only one port, then that trace data is transmitted...
7127386 Java telematics emulator  
A system for emulating a telematics client is provided. The system includes a workstation in communication with a display screen. A software stack configured to be executed by the workstation to...
7120570 Methods and apparatus for design of dot matrix visual displays  
A design tool for choosing and modifying features of a dot matrix display. The design tool allows a user to design and save a character set and then to enter and view text to be displayed using...
7120571 Resource board for emulation system  
A resource board for a circuit emulator holds programmable logic devices (PLDs) and other emulation resources such as random access memories (RAMs) and employs both hard-wired and network-based...
7120572 Memory efficient program pre-execution verifier and method  
A program authoring system, prior to distributing a program, preprocesses the program to verify the integrity of the program. The program is written in a language that uses a restricted set of...
7117143 Clock distribution in a circuit emulator  
Before using a netlist description of an integrated circuit as a basis for programming a circuit emulator, a clock analysis tool analyzes the netlist to identify synchronizing circuits including...
7117141 Disk array apparatus setting method, program, information processing apparatus and disk array apparatus  
There are included the steps of receiving an operation input for defining a plurality of setting information pieces on a disk subsystem as a command by one operation, storing the defined setting...
7111145 TLB miss fault handler and method for accessing multiple page tables  
A virtual memory system implementing the invention provides concurrent access to translations for virtual addresses from multiple address spaces. One embodiment of the invention is implemented in...
7099817 Stalling CPU pipeline to prevent corruption in trace while maintaining coherency with asynchronous events  
A method of preventing trace data first-in-first-out buffer overflow in a pipelined data processor stops new instructions when a trace data first-in-first-out buffer is in danger of overflowing....
7092867 Control system architecture for a multi-component armament system  
The present invention is a Control System Architecture (CSA) for a multi-component armament system. The CSA provides dynamic reconfiguration of multiple nodes (e.g. a component, a subsystem, or a...
7082390 Advanced storage controller  
The present invention is directed to an advanced storage controller that is capable of providing parallel processing capabilities to a host processing system connected storage system to increase...
7076419 Using sign extension to compress on-chip data processor trace and timing information for export  
An emulation parameter indicative of a data processing operation performed by a data processor is exported from the data processor. The parameter value is provided as a plurality of digital bits....
7069205 System and method for emulating the operation of a video graphics adapter  
A method for emulating the functionality of VGA hardware, wherein the emulator program of the present invention maintains a set of tables that permits the emulator program to branch to a function...
7058855 Emulation interface system  
An integrated circuit with multiple circuit cores each of which have integrated emulated circuits, and an emulation interface module, such that the integrated circuit has an on-chip debugging...
7050866 Dynamic controller for controlling a system  
A method for providing independent static and dynamic models in a prediction, control and optimization environment utilizes an independent static model (20) and an independent dynamic model (22)....
7051288 Method, system, and product for a java-based desktop to provide window manager services on UNIX  
A window manager proxy method, system, and product are described allowing a Java based desktop to provide window manager services on UNIX. A computer system executes a UNIX-based operating system...
7050961 Solution generation method for thin client sizing tool  
A method is provided for generating a configuration solution such as for a Server Farm or a Server Metafarm which can be optimally designed and configured after information has been developed on...
7047179 Clustered processors in an emulation engine  
Clusters of processors are interconnected as an emulation engine such that processors share input and data stacks, and the setup and storing of results are done in parallel, but the output of one...
7047178 Emulation pause and reset tracing of multiple sync points pointing to different addresses  
A method of tracing data processor activity includes trace data markers indicating initiation and termination of at least one trace function at a specified program counter address and emulation...
7047177 Thin client sizing tool for enterprise server farm solution configurator  
A Thin Client Sizing Tool provides a method for developing a proposal for an optimized Server Farm, or collection of Server Farms, which will provide the most suitable configuration for each...
7031903 Interface device  
A communication device for a target integrated circuit chip having a digital processor, an on-chip emulator for controlling the digital processor and for collecting operation data from the digital...
7025677 Game emulator program  
The present disclosure is directed to a game emulator program that allows a game to be played on a game machine using a display device having a resolution that is lower than the resolution for...
7024347 Transaction conflict testing method and apparatus  
In verifying a logic operation of an information processing apparatus, an I/O emulator and a test program are operated in cooperation with each other and input data to the I/O emulator is...
7020598 Network based diagnostic system and method for software reconfigurable systems  
A system and method for diagnosing a software system within a remote electronic device using a network is provided. A diagnostic controller controls diagnostics of the software system by...
7020716 Method and system for verifying the hardware implementation of TCP/IP  
The present invention provides for a method and system for verifying hardware operation of an Application Specific Integrated Circuit (“ASIC”) chip. The ASIC includes microcode logic for enabling...
7020850 Event-based temporal logic  
A computer system receives a description of a finite state machine including a temporal logic condition and generates code for emulating the described finite state machine.
7010667 Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity  
An internal bus system for DFPs and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. The bus system...
7010619 CAN module with jointly utilized components for connecting to multiple CAN buses  
A CAN module contains several sets of storage elements for storing several sets of data representing different states of components of the CAN module. For example, a single bit stream processor...
7006963 Intelligent workstation simulation-simulation at protocol stack level 2  
A general purpose simulator providing a high fidelity simulation performs the simulation at level 2, the data link layer of the protocol stack level where each individual client has a unique...
7006951 Method for solving finite element models using time slabbing  
A method for solving finite element problems in n+1 dimensions by iteratively extruding an n-dimensional finite element mesh in an n+1th dimension to form “slabs” which can be more easily solved...
7007249 Method for automatically generating checkers for finding functional defects in a description of circuit  
A programmed computer generates descriptions of circuits (called “checkers”) that flag functional defects in a description of a circuit undergoing functional verification. The programmed computer...
7003746 Method and apparatus for accelerating the verification of application specific integrated circuit designs  
A method and system for accelerating software simulator operation with the aid of reprogrammable hardware such as Field Programmable Gate Array devices (FPGA). The method and system aid in...
6983465 Method and apparatus for managing data caching in a distributed computer system  
A three-tiered data caching system is used on a distributed computer system comprising hosts connected by a network. The lowest tier comprises management facade software running on each machine...
6983468 Automated interface generation for computer programs in different environments  
Automated interface generation for computer programs operating in different environments is provided. An automated interface generation system, method, computer program product and article of...
6978233 Method for emulating multi-processor environment  
A method of and an apparatus for performing efficient software emulation of a multi-processor target computer by a host computer. The software technique permits multiple processors to be emulated...
6978425 Methodology for the design of high-performance communication architectures for system-on-chips using communication architecture tuners  
A method of designing a communication architecture comprising receiving a partitioned system, communication architecture topology, input traces and performance matrices. Analyzing and creating...
6975980 Hierarchical linking module connection to access ports of embedded cores  
An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE Standard 1149.1. Access to and control of these ports is though a test linking module....
6973592 On-chip emulator communication  
An integrated circuit chip comprising embedded digital processor and an on-chip emulation device coupled to said digital signal processor, said emulation device being operable to control said...
6968291 Using and generating finite state machines to monitor system status  
Provided are a method, system, and program for monitoring a system including a plurality of subcomponents. An implementation of a plurality of subcomponent finite state machines for subcomponents...
6968356 Method and apparatus for transferring data between a client and a host across a firewall  
A method in a data processing system for a program to communicate across a firewall with a host. A browser is simulated by the program in the data processing system, wherein the browser being...
6966041 Chip fabrication procedure and simulation method for chip testing with performance pre-testing  
The present invention discloses a chip fabrication procedure as well as a simulation method for chip testing with performance pre-testing. The chip fabrication procedure with performance...
6963829 Method and apparatus for interfacing a spectrum digital incorporated TMS470 evaluation board with a spectrum digital incorporated TMS320LC54X evaluation board  
A bridge board connects a TMS470 processor evaluation module and a TMS320C54XX processor evaluation module. The bridge board performs translation of signal formats on both of the boards and also...
6961691 Non-synchronized multiplex data transport across synchronous systems  
A method allows two substantially asynchronous system components of a logic emulation system to exchange data packets with reference to a clock signal of predetermined frequency. In one example,...
6947883 Method for designing mixed signal integrated circuits and configurable synchronous digital noise emulator circuit  
A method for designing an integrated circuit having analog and digital circuit portions is disclosed. The method involves providing an emulation circuit, which preferably comprises a number of...
6947884 Scan interface with TDM feature for permitting signal overlay  
A scan interface that includes control signals (TRST, TMS, TCK) and data signals (TDI, TDO) normally carried by respective signal paths of the scan interface can be used to carry signals other...
6944586 Interactive simulated dialogue system and method for a computer network  
An audiovisual simulation system and method facilitates simulated long distance dialogue, face-to-face, natural language, human interaction between a user and a pre-recorded human character. It...
6941394 Hardware module for extending terminals to form units with ad-hoc network capability  
A hardware module for incorporating an electronic unit into an ad-hoc network has a unit to operate a Java virtual machine which supports Java RMI and Jini. The hardware module has at least one...
6934674 Clock generation and distribution in an emulation system  
A method and apparatus for clock generation and distribution in an emulation system is described. The present invention provides a method and apparatus for generating a derived clock signal with a...
6928403 Automatic detection of connectivity between an emulator and a target device  
Connectivity between an emulation controller and a plurality of target devices can be automatically detected. After the target devices (Chip1, ChipN) and the emulation controller (12) tri-state...