|
Match
|
Document |
Document Title |
|
|
5845106 |
Method for simulating cache operation
Multiple functional units of a computer system that typically access a secondary cache and the main memory system independently and simultaneously are simulated using RTL models which create such...
|
|
|
5842002 |
Computer virus trap
A computer virus trapping device is described that detects and eliminates computer viruses before they can enter a computer system and wreck havoc on its files, peripherals, etc. The trapping...
|
|
|
5838950 |
Method of operation of a host adapter integrated circuit
The host adapter integrated circuit is a one chip high performance bus master host adapter for (i) connecting a first bus having a specified protocol for transferring information over the first bus...
|
|
|
5828855 |
Socket simulation protocol for network printing systems
A network printing system is provided for allowing a single channel connection to support multiple channel connections when implemented over a direct connect, non-network device. More particularly,...
|
|
|
5822569 |
Data storage device
A data storage device includes a CMIP application component which receives data on network objects using the CMIP protocol from the network manager of a main network. For each attribute of each...
|
|
|
5816820 |
Simulation generation system
A method of generating a simulation of a visual display of a computer session, includes the step of recording a visual display of a computer session by providing a journal record hook in binary...
|
|
|
5819071 |
Remote simulation of data transmission
A user machine simulates data transmission by remotely accessing and starting up a remote machine, and communicating the data transmission method to be simulated to the remote machine. The remote...
|
|
|
5819064 |
Hardware extraction technique for programmable reduced instruction set computers
A new class of purpose computers called Programmable Reduced Instruction Set Computers (PRISC) use RISC techniques a basis for operation. In addition to the conventional RISC instructions, PRISC...
|
|
|
5819067 |
Computer system configured to translate a computer program into a second computer program prior to executing the computer program
A computer system is provided which includes at least two microprocessors. The first microprocessor is configured to translate instructions from an original computer program coded in a first...
|
|
|
5815414 |
Electromagnetic field intensity calculating device
An electromagnetic field intensity calculating device simulates the intensity of the electromagnetic field generated by an electric circuit, and performs a required simulation process at a high...
|
|
|
5812780 |
Method, system, and product for assessing a server application performance
Method and system for assessing the performance of a server application that acquires performance information from the perspective of a simulated user and has significantly reduced hardware...
|
|
|
5809332 |
Supplemental communication between host processor and mass storage controller using modified diagnostic commands
A mass storage system has a host computer connecting over a standard bus to a storage controller. The storage controller connects also to an array of disk drives. The host computer and the storage...
|
|
|
5805867 |
Multi-processor simulation apparatus and method
A multi-processor simulation apparatus according to the present invention simulates the process of a single processor and communication process between processors by preparing a plurality of...
|
|
|
5802290 |
Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed
A virtual network consists of many distributed virtual computers interconnected over a communication network of individual links, such as optical fibers or electrical conductors, for example. Each...
|
|
|
5799173 |
Dynamic workload balancing
A method for dynamically controlling the number of servers in a transaction system comprising at least one service unit for processing service requests is disclosed. Each service unit comprises a...
|
|
|
5794012 |
Verification of strongly ordered memory accesses in a functional model of an out-of-order computer system
A system and method for detecting architectural violations of strongly ordered instructions by a computer architecture under test that supports out-of-order instruction execution is presented. A...
|
|
|
5784594 |
Generic interactive device model wrapper
A cost effective mechanism for integrating device models into vendor simulation environments. A generic model wrapper accesses the device model's symbol table and interfaces with the host simulator...
|
|
|
5781762 |
Parallel proximity detection for computer simulations
The present invention discloses a system for performing proximity detection in computer simulations on parallel processing architectures utilizing a distribution list which includes movers and...
|
|
|
5774689 |
Network configuration management system for digital communication networks
An arrangement (apparatus and method) for dynamically provisioning infrastructure components in a digital communication network using an object-oriented relational paradigm. A network configuration...
|
|
|
5764961 |
Predictable diverse data delivery enablement method and apparatus for ATM based computer system
A computer-implemented performance modeling system incorporating data structures and algorithms representing a complex of ordered double buffering systems and buffer management schemes for delivery...
|
|
|
5761486 |
Method and apparatus for simulating a computer network system through collected data from the network
A simulator apparatus collects communication information on a transmission line by a line information collecting module, extracts the communication information between a server and clients from the...
|
|
|
5724558 |
System and method for dynamic data packet configuration
A digital joystick coupled to a conventional computer game port tests for the presence of electrical circuitry to support two joysticks and dynamically configures the digital data for transmission...
|
|
|
5715433 |
Dynamic software model for emulating hardware
A dynamic hardware emulation model (10) to be used with a hardware simulator for testing a user device(26) under test. A programming interface (12) controls a memory pool (14) and a command...
|
|
|
5708594 |
Automatic instruction string generation method and device for verifying processor operation model and logic
First, an initial operation model M 0 of a pipeline is configured according to the pipeline configuration of a processor and the specification information about an instruction executed by the...
|
|
|
5706436 |
Apparatus and method for evaluation network traffic performance
Traffic on a communications network is evaluated based on intra-subnet and inter-subnet traffic volumes. Values indicative of such volumes and of the overall network balance are displayed, along...
|
|
|
5671402 |
Method of evaluating a data processing rate using simulation
Correct and accurate evaluation as to which portion of a program to be subjected to rate performance evaluation takes much time is disclosed. Program counters (101c, 101d) hold instructions in...
|
|
|
5625580 |
Hardware modeling system and method of use
An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics...
|
|
|
5621670 |
Communication service simulator and a communication service specification verifying method
A communication service simulator simulates communication service specification for a communication network having terminals and server nodes. The terminals of the communication network are...
|
|
|
5615357 |
System and method for verifying processor performance
A method of adapting execution-driven simulators to accept traces is provided. First, a benchmark program is executed to provide a trace file of the executed instructions. Each output instruction...
|
|
|
5615136 |
Digital bus simulator integrated in a system for automatically testing electronic packages embarked on an aircraft
The present invention relates to an integrated digital bus simulator system for automatically testing electronic packages embarked on an aircraft including a computer. This bus simulator is able to...
|
|
|
5584019 |
Apparatus and method for predicting the operation of a system in which a plurality of individual processing elements are operated in parallel
A disclosure is made on an apparatus which is capable of predicting and controlling the operation of a system which can realize its operation by controlling in parallel a plurality of individual...
|
|
|
5557774 |
Method for making test environmental programs
Test environmental programs are prepared using the following steps: Upon application of H/W specification information containing information on the system architecture, a guidance is displayed...
|
|
|
5553269 |
Apparatus for monitoring sensor information from diffeerent types of sources
An apparatus receives real time input of sensor information from a plurality of different sources with different interfaces, converts the format of the sensor information into a format compatible...
|
|
|
5551050 |
System and method using synchronized processors to perform real time internal monitoring of a data processing device
A system and method for real time internal bus monitoring of a data processing device is disclosed. A plurality of processors having address outputs, data lines, and clocks are connected to a...
|
|
|
5546595 |
Object-oriented system using objects representing hardware devices, physical connectors and connections between the physical connectors for configuring a computer
An object-oriented hardware configuration system for enabling centralized user configuration of hardware in a computer system includes a plurality of object-oriented hardware interface objects each...
|
|
|
5546567 |
System for limiting change in bus clock frequency to duration of I/O operation upon completion signal
A computer system includes a program executing section for executing a program, an instruction generating section for generating a frequency change instruction in response to the execution of the...
|
|
|
5493672 |
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution
A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or...
|
|
|
5488573 |
Method for generating test programs
The purpose of this invention is to automatically generate high quality test programs for the functional testing stage of microprocessor design. Programs for the functional testing are generated by...
|
|
|
5452449 |
Interactive multi-module source code analyzer that matches and expands call and entry statement parameters
An interactive multi-module program analysis system consists of a batch data base load system for creating databases based upon information derived from program modules interface to be analyzed....
|
|
|
5440719 |
Method simulating data traffic on network in accordance with a client/sewer paradigm
A method for modeling traffic on a network according to a Client/Server paradigm is disclosed, The method includes the steps of interacting the model parameters from known or measured interactions...
|
|
|
5440697 |
Method and apparatus for simulating I/O devices
A computer system comprises a CPU, a main memory, and plurality of I/O Processors (IOPs), coupled to each other by a system I/O bus. The IOPs perform slave processing functions relating to I/O...
|
|
|
5414865 |
Self-programming with limited sequential memory capacity
Each self-programming module in a network uses its input signals to obtain a sequence of received signals. Each received signal is used to obtain a control data item having a first or a second...
|
|
|
5412794 |
Microprocessor based systems providing simulated low voltage conditions for testing reset circuits
A microprocessor system having two microprocessors, each of which has its own reset circuit, and a circuit being provided which detects under-voltage in the system supply voltage, each of said...
|
|
|
5394540 |
System for testing a network component by selectively modifying messages received from the component and returning to a simulator
A system for testing one or more communication network components comprising a network entity simulator for emulating message communication among network entities and the one or more network...
|
|
|
5379406 |
Performance and measurement system which logs reduced data pertaining to groups of processes
A performance and measurement system can be used to evaluate a computing system. An operating system of the computing system produces performance data about individual processes running on the...
|
|
|
5379432 |
Object-oriented interface for a procedural operating system
An apparatus for enabling an object-oriented application to access in an object-oriented manner a procedural operating system having a native procedural interface is disclosed. The apparatus...
|
|
|
5375207 |
Remote processing of a plurality of commands during a session between a first computer and a host computer
In a computer system having a host computer connected to one or more personal computers, a data transport system sends data back and forth between the host computer and the personal computers....
|
|
|
5363501 |
Method for computer system development verification and testing using portable diagnostic/testing programs
A method for executing diagnostic/testing programs written directly for a computer to be tested. In the preferred embodiment, the operation of the computer to be tested is simulated by a simulation...
|
|
|
5335339 |
Equipment and method for interactive testing and simulating of a specification of a network system
An equipment for displaying a specification of behavior of a real time system includes a program memory for storing a plurality of program objects for simulating operations of objects indicative of...
|
|
|
5317744 |
Method for configuring a computer server to operate with network operating system software to prevent memory address conflicts between workstations
A process that enables a distributed compute network to operate with a network operating system software program. The distributed computer network includes a computer server unit which has output...
|