|
Match
|
Document |
Document Title |
|
|
7615385 |
Double-masking technique for increasing fabrication yield in superconducting electronics
A new technique is presented for improving the microfabrication yield of Josephson junctions in superconducting integrated circuits. This is based on the use of a double-layer lithographic mask for...
|
|
|
7592656 |
Semiconductor device and fabricating method of the same
An Al 2 O 3 film with a thickness greater than that of a wiring is formed as a protective film, and then the Al 2 O 3 film is polished by CMP until a conductive barrier film is exposed. Namely,...
|
|
|
7576355 |
Electronic device, field effect transistor including the electronic device, and method of manufacturing the electronic device and the field effect transistor
Provided is an electronic device, a field effect transistor having the electronic device, and a method of manufacturing the electronic device and the field effect transistor. The electronic device...
|
|
|
7560291 |
Method for fabrication of high temperature superconductors
A layered article of manufacture and a method of manufacturing same is disclosed. A substrate has a biaxially textured MgO crystalline layer having the c-axes thereof inclined with respect to the...
|
|
|
7544964 |
Method for fabricating thin layer device
A method for producing a thin layer device such as a superconductive device excellent in mechanical strength and useful as a submillimeter band receiver is provided. The thin layer device is...
|
|
|
7541198 |
Method of forming quantum-mechanical memory and computational devices
A method of forming a quantum system comprising computational elements, consisting of an insulated ring of superconductive material, and semi-closed rings, which are used as an interface or...
|
|
|
7371586 |
Superconductor and process for producing the same
A superconductor and a method for producing the same are provided. The method for producing a superconductor includes the step of forming a superconducting layer on a base layer by performing a...
|
|
|
7323348 |
Superconducting integrated circuit and method for fabrication thereof
A superconducting integrated circuit includes a substrate, a multilayer structure formed on the substrate and composed of a lower superconducting electrode, a tunnel barrier and an upper...
|
|
|
7314765 |
Switching device using superlattice without any dielectric barriers
A switching device has an S (Superconductor)-N (Normal Metal)-S superlattice to control the stream of electrons without any dielectric materials. Each layer of said Superconductor has own terminal....
|
|
|
7205643 |
Stray field shielding structure for semiconductors
A stray field shielding structure for die attaching onto a magnetic random access memory chip or to other chips to prevent loss of memory due to magnetic fields or radiation is made by a method...
|
|
|
7141438 |
Magnetic tunnel junction structure having an oxidized buffer layer and method of fabricating the same
There are provided a magnetic tunnel junction structure and a method of fabricating the same. The magnetic tunnel junction structure includes a lower electrode, a lower magnetic layer pattern and a...
|
|
|
7060508 |
Self-aligned junction passivation for superconductor integrated circuit
A superconductor integrated circuit ( 1 ) includes an anodization ring ( 35 ) disposed around a perimeter of a tunnel junction region ( 27 ) for preventing a short-circuit between an outside...
|
|
|
7018852 |
Methods for single qubit gate teleportation
A method for performing a single-qubit gate on an arbitrary quantum state. An ancillary qubit is set to an initial state |I>. The data qubit is coupled to an ancillary qubit. The state of the...
|
|
|
6908771 |
Method for fabricating dc SQUID using high-Tc superconducting intrinsic Josephson junctions
A DC superconducting interference device (SQUID) utilizes intrinsic Josephson tunnel junctions formed naturally in stacks of high-Tc superconducting single crystals, where the double-side cleaving...
|
|
|
6890766 |
Dual-type thin-film field-effect transistors and applications
A microelectronic device includes a gate layer adapted to receive an input voltage. An insulating layer is formed on the gate layer, and a conductive channel layer is formed on the insulating layer...
|
|
|
6790675 |
Josephson device and fabrication process thereof
A method of fabricating a Josephson device includes the steps of forming a first superconducting layer and forming a second superconducting layer to form a Josephson junction therebetween, wherein...
|
|
|
6642608 |
MoNx resistor for superconductor integrated circuit
A superconductor integrated circuit ( 10 ) includes a silicon substrate ( 12 ) a niobium ground layer ( 14 ), an anodized niobium first ground insulator layer ( 16 ), a second ground insulator...
|
|
|
6638773 |
Method for fabricating single-mode DBR laser with improved yield
A method for fabricating a laser for generating single-longitudinal mode laser light at a lasing wavelength. A semiconductor active region for amplifying, by stimulated emission, light in the laser...
|
|
|
6627915 |
Shaped Josephson junction qubits
A superconducting qubit is presented. The qubit is a shaped long Josephson junction with a magnetic fluxon such that, in the presence of an externally applied magnetic field, a fluxon potential...
|
|
|
6566146 |
Method for double-sided patterning of high temperature superconducting circuits
In a process for patterning both sides of a double-sided HTS thin film wafer with the patterns in close registration, the first side is patterned with at least one reference mark and the second...
|
|
|
6555393 |
Process for fabricating a field-effect transistor with a buried Mott material oxide channel
A structure and method of forming an integrated circuit (e.g., field effect transistor) having a buried Mott-insulated oxide channel includes depositing source and drain electrodes over a substrate...
|
|
|
6552415 |
Electrically stabilized thin-film high-temperature superconductor and method for the production thereof
An electrically stabilized thin-film high-temperature superconductor includes a superconductive layer ( 32 ) applied over a flat metallic substrate ( 31 ) and connected to the metallic substrate (...
|
|
|
6514774 |
Method of fabrication of step edge
A method of forming a step edge in a surface 12 of a crystalline substrate 10 , comprising the steps of forming a layer of resist 11 over the surface 12 and removing areas of the resist 11 ...
|
|
|
6482656 |
Method of electrochemical formation of high Tc superconducting damascene interconnect for integrated circuit
A semiconductor device including a damascene superconducting interconnect, formed of a Ba—Cu—Ca—O superconducting material. A method of forming a superconducting damascene interconnect...
|
|
|
6476413 |
High temperature superconducting Josephson junctions and SQUIDs
A high temperature superconducting Josephson junction device with ramp-edge geometry in which silver is combined in a composite with YBa 2 Cu 3 O 7 , yttrium-barium-copper-oxide, to form the...
|
|
|
6427066 |
Apparatus and method for effecting communications among a plurality of remote stations
An apparatus for communications by a home station among remote stations in at least one communication medium. The apparatus comprises (a) local signal receiving circuitry for receiving an...
|
|
|
6420189 |
Superconducting damascene interconnected for integrated circuit
A method of forming a superconducting damascene interconnect structure, and the structure made thereby, the method includes forming a cavity in an interlevel dielectric; forming a barrier layer in...
|
|
|
6413880 |
Strongly textured atomic ridge and dot fabrication
The present invention provides a method for producing atomic ridges on a substrate comprising: depositing a first metal on a substrate; heating the substrate to form initial nanowires of the first...
|
|
|
6350622 |
Process for fabrication of an all-epitaxial-oxide transistor
A method and structure of forming an integrated circuit chip having a transistor includes forming a conductive oxide layer, forming a Mott transition oxide layer over the conductive oxide layer and...
|
|
|
6297063 |
In-situ nano-interconnected circuit devices and method for making the same
A circuit device is disclosed comprising at least two circuit layers interconnected with a plurality of substantially equi-length nanowires disposed therebetween. The nanowires may comprise...
|
|
|
6216941 |
Method for forming high frequency connections to high temperature superconductor circuits and other fragile materials
A method for forming high frequency connections between a fragile chip and a substrate is described, wherein metal is selectively deposited on a surface of a chip and a surface of a substrate, and...
|
|
|
6194226 |
Junction between wires employing oxide superconductors and joining method therefor
According to one aspect, provided is a junction between tape-type superconductors, which are formed of metal-coated oxide superconductors. The superconductors of the superconducting wires, which...
|
|
|
6188084 |
Low inductance superconductive integrated circuit and method of fabricating the same
A high-temperature (10 K) superconductive integrated circuit has a ground plane (2), an interlevel dielectric (6), and a low value resistor (18) to provide conductive paths to reduce parasitic...
|
|
|
6096565 |
Multi-layer glass ceramic module with superconductor wiring
A multilayer ceramic substrate electronic component is provided having high temperature superconductor material circuitry. The high temperature superconductor material is preferably...
|
|
|
6051440 |
Method of fabricating a low-inductance in-line resistor for superconductor integrated circuits
A method of fabricating a low-inductance, in-line resistor includes the steps of: depositing a superconductive layer 12 on a base layer 14; patterning an interconnect region 16 on the...
|
|
|
5986280 |
Planar magnetic sensor comprising a SQUID made of superconducting thin film
A magnetic sensor comprises a SQUID made of a superconducting thin film. The superconducting thin film has a washer pattern and a terminal portion. The washer pattern has a non-square one hole...
|
|
|
5856205 |
Josephson junction device of oxide superconductor having low noise level at liquid nitrogen temperature
In a Josephson junction device comprises two superconducting electrodes formed of an oxide superconductor and connected through a Josephson junction, a temperature dependent noise of the Josephson...
|
|
|
5856204 |
Tunnel-type Josephson element and method for manufacturing the same
A plurality of single crystal grains made of Bi 2 Sr 2 Ca 1 Cu 2 O 8 which are heat treated at a temperature that is equal to or higher than the crystallization temperature of an oxide...
|
|
|
5851843 |
Method of manufacturing a super conduction field effect transistor
A method of manufacturing super conduction field effect transistor having a bi-crystal boundary junction is disclosed. According to the present invention, it is constituted such that on a SrTiO 3 ...
|
|
|
5846846 |
Method for making a superconducting field-effect device with grain boundary channel
Disclosed is a method for making a superconducting field-effect device with a grain boundary channel, the method comprising the steps of depositing a first superconducting thin film on a substrate;...
|
|
|
5817531 |
Superconducting device having a superconducting channel formed of oxide superconductor material and method for manufacturing the same
A superconducting device comprises a substrate having a principal surface, a non-superconducting oxide layer having a similar crystal structure to that of an oxide superconductor formed on the...
|
|
|
5801105 |
Multilayer thin film, substrate for electronic device, electronic device, and preparation of multilayer oxide thin film
A multilayer thin film of the invention has an oxide thin film formed on a semiconductor single crystal substrate, and the oxide thin film includes at least one epitaxial thin film composed mainly...
|
|
|
5796133 |
Semiconductor device capacitor having lower electrodes separated by low dielectric spacer material
In a semiconductor device having a ferroelectric capacitor and manufacturing method thereof, a spacer comprising a low dielectric material is formed on the side surfaces of a plurality of lower...
|
|
|
5780314 |
Method of forming a high performance low thermal loss bi-temperature superconductive device
A superconductive electrical device is operable simultaneously at relatively higher temperatures, i.e., 60-90K, and at relatively lower temperatures, i.e., less than 12K. The device comprises a...
|
|
|
5770470 |
High temperature superconducting electric field effect device and a method for fabricating the same
The invention relates to a high temperature superconducting electric field effect device which creates a dual grain boundary on a superconducting thin film and employs it as a channel. The device...
|
|
|
5728599 |
Printable superconductive leadframes for semiconductor device assembly
Process for manufacturing a high interconnection density, fine-line, superconductive printed leadframes using thick-film screen-printing techniques, or other printing techniques. Generally, a...
|
|
|
5663081 |
Method for making a high-temperature superconducting field-effect transistor with thick superconducting channel layer
Disclosed is a method for making a high-temperature super-conducting field-effect transistor with a thick super-conducting channel, the method comprising the steps of depositing a template layer on...
|
|
|
5605858 |
Method of forming high-dielectric-constant material electrodes comprising conductive sidewall spacers of same material as electrodes
Generally, the present invention utilizes a lower electrode comprising a sidewall spacer to form a top surface with rounded corners on which HDC material can be deposited without substantial...
|
|
|
5593918 |
Techniques for forming superconductive lines
Various techniques for forming superconductive lines are described whereby superconductive lines can be formed by stamping, etching, polishing, or by rendering selected areas of a superconductive...
|
|
|
5585300 |
Method of making conductive amorphous-nitride barrier layer for high-dielectric-constant material electrodes
A preferred embodiment of this invention comprises an oxidizable layer (e.g. TiN 50), an amorphous nitride barrier layer (e.g. Ti-Si-N 34) overlying the oxidizable layer, an oxygen stable layer...
|