|
Match
|
Document |
Document Title |
|
|
7590214 |
Shift register and shift register apparatus thereof
A shift register and a shift register apparatus are provided. The shift register includes a plurality of shift register apparatus, and each shift register apparatus comprises a pre-charge circuit,...
|
|
|
7583360 |
Method for photolithography using multiple illuminations and a single fine feature mask
A method forms a feature pattern on a substrate by exposing the substrate, using a mask having a pattern of features thereon, with illumination having a first set of settings. The substrate is...
|
|
|
7542023 |
Shift register having skip function, and display driver device, display device and electronic instrument using the same
A shift register includes M (M is an integer larger than two) stages of transfer elements and a control circuit. The M stages of the transfer elements transfer N (M>N, N is an integer larger...
|
|
|
7453973 |
Diagnostic method and apparatus for non-destructively observing latch data
The invention provides a circuit that can observe data within shift registers without altering the data. The circuit includes selectors connected to the inputs and outputs of the shift registers....
|
|
|
7313212 |
Shift register having low power consumption and method of operation thereof
The shift register, which is an n-th shift register of a shift register chain, includes a first multiplexer, a second multiplexer, and a latch block, wherein n is a positive integer. The first...
|
|
|
7245690 |
Shift register and electronic device using the same
The invention provides a shift register which can function normally even with an abnormal register or a broken register while suppressing the manufacturing cost as little as possible. The shift...
|
|
|
7154984 |
FIFO-register and digital signal processor comprising a FIFO-register
A FIFO-register ( 10 ) according to the invention comprises a sequence of register cells ( 10.1, . . . ,10 .m), which register cells have a data section ( 40 ) and a status section ( 30 ). Data...
|
|
|
6728330 |
Register arrangement for a microcomputer with a register and further storage media
There is provided a register system of a microcomputer having a register that includes at least one register bit and having an additional storage arrangement allocated to the register and on which...
|
|
|
6654439 |
High speed linear feedback shift register
An apparatus and method for providing a high speed linear feedback shift register is disclosed. The high speed linear feedback shift register of the present invention comprises multiplexer flip...
|
|
|
6493414 |
Die information logic and protocol
An on-chip parallel/load, serial-shift shift register stores information bits for one or more chip parameters. The bits are represented by fuses that are connected to respective input terminals of...
|
|
|
6362660 |
CMOS latch and register circuitry using quantum mechanical tunneling structures
CMOS semiconductor latch and register ( 500 ) circuitry is disclosed, comprising a first tunneling structure latch circuit ( 502 ); data input circuitry ( 506 ), coupled and adapted to pass data to...
|
|
|
6333959 |
Cross feedback latch-type bi-directional shift register in a delay lock loop circuit
A simplified bi-directional shift register and a single-latch circuit for implementing the bi-directional shift register thereof which obviates the use of a conventional dual-latch (i.e.,...
|
|
|
6314156 |
Space-efficient multi-cycle barrel shifter circuit
A space-efficient, multi-cycle barrel shifter circuit for shifting data inputted into the circuit by a shift value over multiple clock cycles which circuit includes: (a) a load module adapted to...
|
|
|
6249168 |
Clock pulse generator
A clock signal generator comprises a clock input CK and N stages where N is greater than three. Each of the stages comprises a transmission gate M3, M4 which passes clock pulses from the clock...
|
|
|
6105106 |
Computer system, memory device and shift register including a balanced switching circuit with series connected transfer gates which are selectively clocked for fast switching times
A balanced switching circuit comprises a plurality of transfer gates, each transfer gate having an input terminal, an output terminal, and at least one control terminal adapted to receive a control...
|
|
|
6101609 |
Power consumption reduced register circuit
The present invention provides a power consumption reduced register circuit which performs data processing in low power consuming and no wasteful manner. Reduction in power consumption of a...
|
|
|
6064714 |
Shifter capable of split operation
A device for shifting data in a cascade multiplexer shifter allows the shifter to be used in a full-length mode or in a split mode where the shifter is divided into two equal halves with upper and...
|
|
|
6020807 |
Sealed case hold open thermostat
A thermostat includes a case, including an exterior, that is made of conductive material. A cover plate is made of a conductive material. The cover plate is connected to the case to define a sealed...
|
|
|
5987090 |
Method and apparatus for a logarithmic shift register
A new class of shift registers that shift the contents of a 2 n bit length register up to 2 n -1 positions in n cycles. Shift registers according to the present invention can be constructed to...
|
|
|
5982428 |
Programmable clock generator for an imaging device
An imaging device for generating an image signal includes an image sensing device for producing an image signal subject to one or more clock signals and a circuit for generating one or more of the...
|
|
|
5930323 |
Ultra fast shift register using resonant tunnel diodes
A high speed digital static shift register includes a series-connected pair of resonant tunneling diodes (RTDs) 22, 24 to achieve a bistable operating state. A clocked switch 20 provides the means...
|
|
|
5926519 |
Semiconductor integrated circuit including dynamic registers
This invention relates to the structure of multiple registers used in image signal processing, and aims to simplify the register structure and to reduce the power consumption of the registers and...
|
|
|
5909247 |
Solid-state image pickup apparatus
An XY-address solid-state image pickup apparatus comprises a pixel array made up a plurality of pixels two-dimensionally arranged and horizontal and vertical scanning circuits for reading the...
|
|
|
5847588 |
Programmable multiple CCD clock synthesizer
The clock synthesizer includes an oscillator section for providing a train of pulses corresponding to the transitions of a master clock signal, a first register coupled to the oscillator for...
|
|
|
5771268 |
High speed rotator with array method
A high-speed rotator array for shifting input data a specified amount. The rotator array includes a plurality of straight shift control lines extending across the array for receiving shift data...
|
|
|
5737633 |
Serial data receiving device having a memory for storing a reception permit signal which enable or disable the device from hand-shaking with the transmitting device
A serial data receiving device comprises a first memory means for storing serial data while shifting the data bit by bit whenever receiving each one bit of the data and converting the serial data...
|
|
|
5689673 |
Apparatus and method for controlling instruction flow by using a matrix of transmission gates in super-scaler microprocessor and selectively delaying microprocessor instruction execution based on resource availability
An instruction flow control circuit controls the selection and execution of instruction signals in a microprocessor having multiple execution units that can execute plural instructions at one time....
|
|
|
5606584 |
Timing circuit
The current invention provides a timer circuit for timing a plurality of time periods. The timer circuit has a timing pulse input for receiving timing pulses; a set of state outputs being at a set...
|
|
|
5483566 |
Method and apparatus for modifying the contents of a register via a command bit
A method and apparatus as provided that simplifies the software required for modifying the contents of a register. By adding one gate to the register, a single command can be written to the...
|
|
|
5367551 |
Integrated circuit containing scan circuit
An integrated circuit is provided for reducing scale of flip-flops which can be connected in the form of a shift register by the switching operation, in order to facilitate the test during the...
|
|
|
5363424 |
Partially-operable driver circuit
A driver circuit comprising an output level selection circuit and a shift register is disclosed. The output level selection circuit has driving terminals, potential level input terminals and data...
|
|
|
5202908 |
Shift register
A shift register includes a plurality of alternating shifting and latching sections connected in cascade. The phases of clocks (CLK, CLKB) for driving transmission gates (10, 14) of the shifting...
|
|
|
5166960 |
Parallel multi-phased a-Si shift register for fast addressing of an a-Si array
An improved shift register assembly having an integrated multi-phased dynamic shift register with a corresponding multi-phased driving buffer for addressing elements of an array. The shift register...
|
|
|
5039950 |
Multiple clock synthesizer
The synthesizer of the present invention is a multiple clock synthesizer for generating multiple clock signals with improved clock width and position accuracy. Within the synthesizer an oscillator...
|
|
|
5033067 |
Variable shift register
A variable length shift register is formed of a plurality of flip-flops arranged to form separate shift registers of different lengths. The shift registers are interconnected by multiplexers which...
|
|
|
5025419 |
Input/output circuit
An input/output circuit wherein a plurality of data lines are provided with a serial/parallel conversion means common to all, so that the circuit is enabled to consume less power and draw a reduced...
|
|
|
5016263 |
Sample-hold circuit with outputs taken between gates of dynamic shift register to avoid skew from unequal interstage connection lengths
A sample-hold circuit comprises a large number of sample-hold elements, and a multi-stage shift register for controlling sampling timings of the sample-hold elments, including a large number of...
|
|
|
5014244 |
Integrated memory circuit with parallel and serial input and output
An integrated memory circuit in which memory cells are arranged in rows and columns, each column having a separate sense amplifier. The memory columns can be coupled to neighboring memory columns...
|
|
|
5008905 |
Universal shift register employing a matrix of transmission gates
A universal shift register (200) utilizes a matrix (236-251) of high speed transmission gates to effect the various modes of register data manipulation in place of conventional operating mode...
|
|
|
4995003 |
Serial data transfer circuit for a semiconductor memory device
A data transfer circuit is connected between first and second circuits so as to control data transfers therebetween. The data transfer circuit comprises first and second latch circuits for latching...
|
|
|
4876704 |
Logic integrated circuit for scan path system
A logic integrated circuit of the scan path system comprises a combination circuit and a shift register associated to the combination circuit and including a plurality of cascaded flipflops. The...
|
|
|
4873665 |
Dual storage cell memory including data transfer circuits
A dual storage cell memory includes an array of dual storage cells, each of the dual storage cells containing a first memory cell and a second memory cell. The first and second memory cells are...
|
|
|
4868414 |
Scan-path self-testing circuit for logic units
For a plurality of logic units which are organized into scan-path groups, a scan-path self-testing circuit is provided which comprises a clock source and a plurality of gates for supplying the...
|
|
|
4850000 |
Gated shift register
A gated shift register includes a first set of 16 storage devices and a second set of 16 storage devices with interconnection circuitry for configuring the first set of 16 storage devices as a 16...
|
|
|
4821299 |
Semiconductor integrated circuit device including shift register having substantially equalized wiring between stages thereof
In a semiconductor integrated circuit device having at least one shift register, a plurality of 5 stages of the shift register are electrically connected in series, the 1st stage of said shift...
|
|
|
4799040 |
Data conversion circuit
A data conversion circuit is constructed in such a manner that a plurality of flip-flop series, each including tandem connected master/slave flip-flops, are provided and driven by plural phase...
|
|
|
4775990 |
Serial-to-parallel converter
A serial-to-parallel converter has a number of memory cells connected in series for successively shifting input data in synchronism with a shift clock. The content of each memory cell is...
|
|
|
4733405 |
Digital integrated circuit
A digital integrated circuit incorporates a plurality of multi-port flip-flop circuits which are interconnected by a plurality of gate circuits. A separate source of clock pulses is provided for...
|
|
|
4697279 |
Test/master/slave triple latch flip-flop
A shift register stage (20) for LSI and VLSI circuits is disclosed and includes a first latching circuit (21) responsive to a data input and for providing a first data output; control circuitry...
|
|
|
4691297 |
Circuit arrangement for receiving and/or transmitting serially appearing binary signals in or from a processing device containing a microcomputer or a microprocessor
For receiving and/or transmitting serially appearing binary signals to and from a processing device containing a microcomputer or microprocessor, the signal receiving lines carrying the serially...
|