|
Match
|
Document |
Document Title |
|
|
7489758 |
Shift register apparatus and shift register thereof
A shift register apparatus and a shift register thereof are provided. The shift register includes an input unit, a feedback unit, an output unit, and a reset unit. The shift register is made of MOS...
|
|
|
7450681 |
Shift register
A shift register includes a signal generating circuit for generating an output signal at an output end of the shift register in response to a clock signal while the signal generating circuit is...
|
|
|
7430268 |
Dynamic shift register with built-in disable circuit
A disable circuit for using in a dynamic shift register unit comprising: a first input, a second input, an output, a first reference line for receiving a first supply voltage, a second reference...
|
|
|
7184013 |
Semiconductor circuit in which power consumption is reduced and semiconductor circuit system using the same
A semiconductor circuit system includes a first signal line and n circuit sections (n is an integer equal to or more than 2), each of which has an input terminal and an output terminal. The input...
|
|
|
7133017 |
Shift register and display device using same
A shift register includes plural stages of flip-flops. The last-stage flip-flop Fn and the flip-flop Fn−1 that is the preceding flip-flop thereof are reset by inputting thereto an output signal...
|
|
|
6785389 |
System for bitstream generation
A bitstream generator including a plurality of linear feed shift registers (LFSRs) operative to generate a bit stream and including: at least a first LFSR operative, when assigned as a generator...
|
|
|
6771249 |
Producing walking one pattern in shift register
A circuit and method for producing a walking one pattern in a shift register. The circuit comprises a shift register and a NOR gate. The NOR gate output is connected to the data input of the shift...
|
|
|
6442579 |
Low power linear feedback shift registers
A low power linear feedback shift register includes an ordered set of register steps including memory devices. Enabling devices enable a single current memory device at every shift operation. Each...
|
|
|
6381295 |
Shifter with overflow detection mechanism
An apparatus that performs a left shift operation includes a shifter unit that contains the value to be shifted, a flag having an input coupled to the left-most bit of the shifter unit for...
|
|
|
6097889 |
Signal processing apparatus with stages in a signal path operating as LFSR of alternable type and method for processing signals
According to the present invention, an LFSR (300) has a propagation path (30) of serially coupled stages (65) and gates (80-3, 80-4), a feedforward path (10) of gates (80-1) and a feedback path...
|
|
|
5946473 |
LFSR implementation using split-table lookup
A linear feedback shift register (LFSR) of interest is modelled in software by replicating the LFSR in at least two identically configured model LFSRs. One model LFSR contains only the higher order...
|
|
|
5867409 |
Linear feedback shift register
A linear feedback shift register includes a plurality of groups of flip-flops operated in synchronization with different clock signals and a condition satisfying circuit, provided in a wiring for...
|
|
|
5784427 |
Feedback and shift unit
A feedback and shift unit is arranged to reduce to a minimum the number of processing steps required in a processor, such as a DSP, to achieve a particular operating function, such as a linear...
|
|
|
5740220 |
Signal generating device including programmable counters and a programmable serial bit pattern generator
Microprocessor with registered clock counting for at a predetermined count producing a command signal of adjustable shape, and a hierarchical interrupt system for use therewith. A microprocessor...
|
|
|
5623527 |
Method and apparatus for determining an integer power of a floating point number
Apparatus for determining an integer power of a floating point number includes a shift register, a register file having a partial product register and a binary power register, a multiplier coupled...
|
|
|
5589787 |
Cell for shift register
A cell for a shift register comprises an input and an output connected to the line with which it is associated, the cell being parallel-connected on this line, and the output of the cell being...
|
|
|
5506796 |
Digital signal processing circuit selectively operable in either a normal or a pseudorandom noise generative mode
A circuitry with a pseudorandom noise generative function has a shift register for converting serial data into parallel data, an exclusive OR gate electrically connected to the shift register for...
|
|
|
5506520 |
Energy conserving clock pulse generating circuits
An energy saving clock signal generator is disclosed including a source of multi-phase waveform signals, a shift register, and a matrix switch. The waveform source provide four, six or more...
|
|
|
5390223 |
Divider circuit structure
A divider circuit provides an output signal having a frequency which is equal to the frequency of an input signal divided by an odd integer. This is achieved by feeding back the output from a...
|
|
|
5371525 |
Image head
An image head in which storage time is shortened to ease block selection. The image head is provided with means for preventing the influence of storage time. For instance, minority carriers in the...
|
|
|
5270981 |
Field memory device functioning as a variable stage shift register with gated feedback from its output to its input
A memory device having an addressing unit for addressing different values as addresses for input/output of data for each clock input during one cycle, and a memory inputting data at different...
|
|
|
5268949 |
Circuit for generating M-sequence pseudo-random pattern
The present invention provides a MRP generator comprising m MRP generating circuits connected in parallel which are operated at a 1/m clock speed and have a predetermined time relation to each...
|
|
|
5155779 |
Optical circulating shift register
An all-optical circulating shift register encodes a received optical clock signal with a value derived from an encoded optical signal received at a control port thereof. A data input to the shift...
|
|
|
5150389 |
Shift register
The input nodes and output nodes of a plurality of storing circuits for storing plural-bit data are connected to one another to constitute a shift register. Each of the plurality of storing...
|
|
|
5097428 |
Data occurrence frequency analyzer
An apparatus for counting the number of times that each of a large number of digital data patterns are present on a set of signal lines comprises a plurality of random access memories (RAMs) and a...
|
|
|
5090035 |
Linear feedback shift register
A linear feedback shift register comprises a shift register formed of first to (n)th flipflops cascaded in such a manner that an output of a (i)th flipflop is connected to an input of a (i+1)th...
|
|
|
5073909 |
Method of simulating the state of a linear feedback shift register
The present invention discloses a method of simulating the state of a TYPE I Linear Feedback Shift Register (LFSR) with information available as a result of a TYPE II LFSR implementation. This is...
|
|
|
4985905 |
Two phase CMOS shift register bit for optimum power dissipation
Apparatus for formation of a two-phase shift register bit that preserves noise margins, allows use of reduced standby power, requires only two clock phase signals to drive the system, and requires...
|
|
|
4965881 |
Linear feedback shift registers for data scrambling
A linear feedback shift register for use as a SONET data scrambler, operating in accordance with a generating polynomial of order n corresponding to an n by n transition matrix T, comprises k...
|
|
|
4951303 |
High speed digital programmable frequency divider
A high speed digital programmable frequency divider (100) capable of frequency division by even and odd integers is disclosed herein. The frequency divider (100) of the present invention includes a...
|
|
|
4931986 |
Computer system clock generator for generating tuned multiple clock signals
A computer system clock generator generates several system clock signals which are in a tuned state at desired locations, thereby offsetting the effects of varying propagation delays among the...
|
|
|
4905241 |
Logic module for generating unequiprobable/random patterns for integrated circuits
For assisting the self-test of circuits with unequiplebable random patterns, a logic module is provided which is composed of two types of basic cells. Each basic cell contains a register cell and a...
|
|
|
4841466 |
Bit-serial integrator circuitry
A bit-serial integrator includes the cascade combination of a bit-serial adder, a first bit-serial register and a second bit-serial register. Input signal is applied to one input of the adder and...
|
|
|
4780628 |
Testing programmable logic arrays
A programmable logic array (PLA) is described, having an integral decoder for selecting individual product lines. The integral decoder receives an input address by way of a set of buffers, which...
|
|
|
4756013 |
Multi-function counter/timer and computer system embodying the same
A programmable counter/timer is responsive to signals on a data line for producing signals on one or more output lines and includes a counter connected to the data line, a comparator connected to...
|
|
|
4734921 |
Fully programmable linear feedback shift register
Basic block shift registers are cascaded to form a fully programmable linear feedback shift register. Each of the basic block shift registers comprises a plurality of flip-flops, each of which...
|
|
|
4715052 |
Frequency divide by N circuit
A frequency divide by n circuit, where n is an odd number, which includes means for splitting an incoming clock signal of frequency "f" into two non-overlapping complementary clock signals of...
|
|
|
4680539 |
General linear shift register
A linear feedback shift register for inclusion in a VLSI circuit. During a test function for the VLSI circuit, the shift register can be programmed into an LSSD test mode, or two generate test...
|
|
|
4630295 |
Low power consumption CMOS shift register
A serial input/output device includes a CMOS shift register having a plurality of D-type flip-flops. A detection circuit is associated with the CMOS shift register in order to detect whether the...
|
|
|
4612659 |
CMOS dynamic circulating-one shift register
A CMOS dynamic circulating-one shift register (10) is disclosed. One stage of a conventional N-stage circulating-one shift register is modified to become a control cell (14) which performs two...
|
|
|
4606059 |
Variable frequency divider
A variable frequency divider which includes a feedback shift register having a feedback gate of NOR type, a delay shift register for delaying output data from the feedback shift register by one...
|
|
|
4604582 |
Digital phase correlator
A digital phase correlator compares the relative phase of two or more high-frequency clocks and corrects for any detected phase difference. The phase detector includes a pair of flip-flops whose...
|
|
|
4573178 |
Counter employing feedback shift register controlling hysteresis circuit
A counter for counting pulses or dividing frequencies has a timing signal generator circuit for generating a timing signal at a predetermined interval. A hysteresis circuit has input-output...
|
|
|
4536881 |
Integrated logic circuit adapted to performance tests
An easily testable integrated logic circuit utilizes a plurality of flip-flops to form a feedback shift register. In some embodiments, means are provided for selectively forming the flip-flops into...
|
|
|
4531022 |
Device for generating binary digit pseudo-random sequences
The device is associated with a logic apparatus thereto four lines are coupled for transmitting logic data having a predetermined frequency and supplying at the output thereof a multiplexed signal...
|
|
|
4441198 |
Shift register circuit
A first logic circuit comprises coupling gate circuits driven by clock pulses of different phases, flip-flop circuits cascade-connected via the coupling gate circuits and feedback circuits for...
|
|
|
4419762 |
Asynchronous status register
A register circuit which is used to asynchronously monitor any data or logical function (or functions) and be able to retain the status of the monitoring until the register is interrogated...
|
|
|
4380816 |
Apparatus for recycling complete cycles of a stored periodic signal
Apparatus for storing a periodic signal and for recycling complete cycles of such stored periodic signal. Samples of a periodic signal are stored in a memory at a time commencing at the start of a...
|
|
|
4348597 |
Latchup resistant pseudorandom binary sequence generator
A pseudorandom binary sequence generator employing a conditional feedback path between several individual outputs and the input of a clocked shift register. Enhanced reistance to a latchup...
|
|
|
4334194 |
Pulse train generator of predetermined pulse rate using feedback shift register
A pulse train generator comprising a shift register with feedback for proing an output pulse for every m clock pulses applied to the shift register stages. The feedback shift register normally has...
|