|
Match
|
Document |
Document Title |
|
|
7532700 |
Space and power efficient hybrid counters array
A hybrid counter array device for counting events. The hybrid counter array includes a first counter portion comprising N counter devices, each counter device for receiving signals representing...
|
|
|
7426253 |
Low latency counter event indication
A hybrid counter array device for counting events with interrupt indication includes a first counter portion comprising N counter devices, each for counting signals representing event occurrences...
|
|
|
7353356 |
High speed, low current consumption FIFO circuit
A FIFO circuit includes a write counter circuit, a memory circuit, a read counter circuit and a selector circuit. The write counter circuit counts a write clock signal during a valid period of...
|
|
|
7289542 |
Method for operating a PLL frequency synthesis circuit
In a method for operating a PLL frequency synthesis circuit, the circuit is in an active state and synthesizes a first output frequency during a first data transmission period. The circuit is...
|
|
|
6922456 |
Counter system and method
A system and method for performing counting operations for a plurality of components is disclosed. A memory stores a plurality of counts from different components. The memory is coupled to a...
|
|
|
6823275 |
Fault tolerant apparatus and method for determining a revolution rate of a gear
An apparatus comprises an edge detector, a memory and a pulse-input engine. The edge detector is configured to receive an input signal and a counter signal. The edge detector is further configured...
|
|
|
6675188 |
Counter control apparatus and control method thereof
In a counter readout control apparatus comprising a plurality of counters, in which an upper-order counter performs a counting operation upon receiving a carry from a lower-order counter, this...
|
|
|
6226345 |
High speed clock having a programmable run length
The present invention is embodied in a system and method for using cascaded counters with a programmable branch and one or more event clocks that together provide the capability to generate clock...
|
|
|
5642391 |
Method and apparatus for monitoring channel performance on a channel using alternate mark inversion protocols
A method and apparatus monitor the performance of a DDS loop connecting an information transmitter to an information receiver. The information transmitter is typically at a customer premises while...
|
|
|
5321733 |
Counter circuit using Johnson-type counter and applied circuit including the same
A counter circuit includes Johnson-type counters of m stages, each counter including a plurality of flip-flops connected in a cascade connection, each flip-flop receiving a clock signal at a...
|
|
|
5257299 |
Method and system for counting irregularly shaped moving articles
A method and a system for counting irregularly shaped articles that are being moved along a path into and out of a machine. A microprocessor is responsive to three external devices with the first...
|
|
|
5172398 |
Method and device for recording charges for copies made on a copying machine
A device for selectively recording charges for copies made on a copying machine by way of two or more accounting means connected at the same time via the device to the copying machine, comprising...
|
|
|
5095264 |
Frequency counter and method of counting frequency of a signal to minimize effects of duty cycle modulation
A dual-edge frequency counter and method for minimizing the effects of duty cycle modulation. In its simplest form, a dual-edge counter (50) includes a first counter (52) that accumulates reference...
|
|
|
4991186 |
High frequency clock pulse counter
A counter comprising n one-bit cells receiving a clock signal (CK0) having a frequency f to be counted and a read transfer order (TO). The lower rank p cells operate at the frequency f and the n-p...
|
|
|
4956804 |
Data processing system with memories access time counting and information processor wait signal generating circuitries
An electronic equipment has a central processing unit (CPU), a first memory accessable by the CPU, a first setting circuit for holding a signal representative of a rated access time of the first...
|
|
|
4590432 |
Constant-percent break pulse corrector
Constant-percent break interval pulse correctors insure that the break interval of a dial pulse subsists for a substantially constant percentage of the total pulse interval; i.e., break interval...
|
|
|
4589019 |
Digital adder including counter coupled to individual bits of the input
An adder circuit is described for producing signals representative of the sum of large numbers of block-synchronized digital signals each of which may have any value within the range of quantizing...
|
|
|
4546288 |
Arrangements for Fast Readout of n stage arrays of gas discharge chambers
An n stage array of gas discharge chambers is divided into m groups of y stages each. Priming arrangements are provided whereby serial readout of the stages in each group can be accomplished...
|
|
|
4519091 |
Data capture in an uninterrupted counter
A method of sampling accurately the instantaneous content of a high speed counter without interrupting the counting process is provided. The method is applicable even when the higher order digits...
|
|
|
4499588 |
System for converting the frequency of a pulse train to a binary number
A system for converting the frequency of a pulse train to a binary number includes an output counter which converts the pulse train to the binary number. Sampling time periods are applied as pulses...
|
|
|
4484330 |
Majority vote circuit
A majority vote circuit determines when the majority of a group of signaling channels is properly conveying a common message in conjunction with a status signal individual to each channel....
|
|
|
4477918 |
Multiple synchronous counters with ripple read
A system for reading out the contents of multiple counters onto a common bus comprising a plurality of synchronous binary counters arranged in a ring with each counter having N corresponding stages...
|
|
|
4404426 |
Cryptographic telegraphy programming system
1. Apparatus for producing multiple combinations of parallel output binary signals for controlling an anti-jam or other form of telegraphy system comprising four parallel feedback shift registers,...
|
|
|
4396829 |
Logic circuit
A logical circuit which is capable of serving not only as a shift register but also as counter, comprises a cascade-connection of flip-flops of the same number as the number of bits required. The...
|
|
|
4393457 |
Method and apparatus for sequencing addresses of a fast Fourier transform array
An apparatus and method for generating a specific sequence of addresses of values of an array stored in a digital memory. The addresses are generated by a first counter which generates a seed value...
|
|
|
4393301 |
Serial-to-parallel converter
A serial-to-parallel converter receives serial data bits forming serial input words and serial word synchronizing pulses indicating the length of the serial input words. A parallel clock signal is...
|
|
|
4362926 |
Bus-register device for information processing
A register circuit for processing information in accordance with a given instruction set or set of transformation comprises N registers each having an input and an output and provided in a sequence...
|
|
|
4354098 |
Egg counter
A counting apparatus is provided for producing a countable signal in response to each object moving past a predetermined point in a predetermined path of travel. This counting apparatus comprises a...
|
|
|
4352009 |
Variable ratio totalizer
A totalizer receives output pulses from two different meters and records them on a single data channel of a magnetic recorder. First and second memories are used alternately in successive demand...
|
|
|
4341950 |
Method and circuitry for synchronizing the read and update functions of a timer/counter circuit
The present invention pertains to a method and synchronizer circuit for controlling the counting operation of a timer/counter circuit to synchronize the read and update functions of this circuit....
|
|
|
4336445 |
Electrical totalizer
An electrical totalizer for forming an output signal with occurrences separated by a minimum time interval and representative of the total number of random occurrences in first and second circuits....
|
|
|
4253014 |
Resettable counter for postage meter
In a postage meter which can be set to imprint a selected value of postage on individual mail pieces, two counters are typically provided for accounting purposes. One counter is an accumulating...
|
|
|
4242683 |
Signal processor
A signal processor having a plurality of charge transfer devices adapted for coupling to an input signal source. Each one of such devices produces a sample of the input signal in response to a...
|
|
|
4223210 |
Electronic vending machine selection counter
Electronic apparatus for recording the number of times each selection offered by a vending machine is chosen by customers and for displaying such information sequentially in either ascending or...
|
|
|
4222045 |
Capacitive shift fire detection device
A capacitive shift fire detection device having a sample circuit and a reference circuit, each circuit having an air capacitor connected to an oscillator and a counter. The presence of particles of...
|
|
|
4214152 |
Error correction in a remote meter reading device
In a remote meter reading device involving a plurality of dials, mechanical inaccuracies in the hand position are compensated for by dividing each dial into sectors, sequentially reading each dial...
|
|
|
4178614 |
Readout of a densely packed CCD
High vertical resolution can be obtained in a charge-coupled device (CCD) imager of the field transfer type by integrating charge in the A register in storage potential wells separated by potential...
|
|
|
4163291 |
Input-output control circuit for FIFO memory
In transmitting data between a plurality of sequentially connected FIFO type memory elements by controlling a binary coded signal a circuit element is provided in a manner to correspond to each...
|
|
|
4153847 |
Logic circuits
A logic circuit is described for controlling a plurality of solid state switches in a wired broadcasting system. The circuit is arranged to distinguish between dialling and reset pulse signals...
|
|
|
4138737 |
Non-volatile memory with improved readout
An improved electrically alterable non-volatile memory for storing information is described incorporating an array of memory cells comprised of variable threshold field effect transistors, means...
|
|
|
4109139 |
Multi-national coin totalizer
A coin sorter and totalizer which easily can be adapted to count the coins of many different countries despite the use of different coinage systems in those countries. The coins are sorted...
|
|
|
4099250 |
Haddamard electronic readout means
A device for performing Haddamard transform operations including a first matrix of interconnected electronic cells, and a second matrix of interconnected electronic cells connected to the output of...
|
|
|
4095092 |
Aquatic animal counting
Aquatic animals (e.g., fish) are counted in the same operation in which the fish are sorted as to size. This minimizes the labor required for counting because it is the same labor as that used for...
|
|
|
4090063 |
Franking machine comprising an electronic counting system
A mail franking machine comprises a totalizing device having electronic ms for recording at least a predetermined number of lower-order digits of the total printed franking values. An electronic...
|
|
|
4084257 |
Signal processing apparatus
An analog memory apparatus for storing and retrieving a sequence of samples of an analog signal is described. The apparatus includes a plurality of storage devices each storing each of the samples...
|
|
|
4075462 |
Particle analyzer apparatus employing light-sensitive electronic detector array
A particle analyzer system which operates on-line, real-time and is adaptable to use in process control systems wherein the analysis provides a basis for control of the process. Images of particles...
|
|
|
4035629 |
Extended correlated double sampling for charge transfer devices
Extended correlated double sampling (ECDS) for charge transfer devices (CTD) corrects for errors arising in components of the CTD system from the input to the output thereof. Sources of error...
|
|
|
4030082 |
Apparatus for the treatment of yarn thickness variation signals
This invention relates to a method and apparatus for processing yarn defect signals of a plurality of yarns on the on-line base. For this purpose and in the case of the signal processing apparatus...
|
|
|
4025801 |
Regenerative MOS transistor charge detectors for charge coupled device shift registers in a multiplexing system
The disclosure relates to improved detectors for use in digital charge coupled device (CCD) applications as, for example, in a multiplexing system, for recreating full logic voltage levels by...
|
|
|
4023024 |
Electronic urn decision device
A probabilistic decision making device produces an "Accept" decision when a predetermined ratio of input 1's to 0's is established for a predetermined total amount of binary information. The...
|