|
Match
|
Document |
Document Title |
|
|
7149903 |
System and method for signal delay in an adaptive voltage scaling slack detector
A system and method for slack determination in a logic integrated circuit. A launch pulse is input to a circular delay loop circuit. The leading edge of the launch pulse causes a pulse to circulate...
|
|
|
5237597 |
Binary counter compiler with balanced carry propagation
An N-bit binary counter includes N 1-bit counters together producing an N-bit binary word, and a count enable signal generator for generating count enable signals for each of the N 1-bit counters....
|
|
|
4794275 |
Multiple phase clock generator
A multiple phase clock generator includes a ring of an even number of phase cells, each phase cell generating a separate phased clock signal. Each phase cell supplies its phased clock signal and a...
|
|
|
4780628 |
Testing programmable logic arrays
A programmable logic array (PLA) is described, having an integral decoder for selecting individual product lines. The integral decoder receives an input address by way of a set of buffers, which...
|
|
|
4748347 |
Logic coincidence gate, triplet of logic gates and sequential logic circuit using this logic gate
The invention pertains to programmable fast logic. The logic gate of the invention comprises two parallel-mounted inverters comprising one transistor and one saturable load. The second inverter is...
|
|
|
4746915 |
Drive circuit for matrix display device
A drive circuit for sequentially driving electrodes of a matrix display device such as a liquid crystal display panel comprises a shift register divided into a plurality of groups of shift register...
|
|
|
4734921 |
Fully programmable linear feedback shift register
Basic block shift registers are cascaded to form a fully programmable linear feedback shift register. Each of the basic block shift registers comprises a plurality of flip-flops, each of which...
|
|
|
4612659 |
CMOS dynamic circulating-one shift register
A CMOS dynamic circulating-one shift register (10) is disclosed. One stage of a conventional N-stage circulating-one shift register is modified to become a control cell (14) which performs two...
|
|
|
4608706 |
High-speed programmable timing generator
A high-speed programmable timing generator in which a continuously cycling binary count is compared with an input data word. Predetermined bits, starting from the highest-order end of the counter,...
|
|
|
4380816 |
Apparatus for recycling complete cycles of a stored periodic signal
Apparatus for storing a periodic signal and for recycling complete cycles of such stored periodic signal. Samples of a periodic signal are stored in a memory at a time commencing at the start of a...
|
|
|
4256954 |
Fast binary coded decimal incrementing circuit
A Binary Coded Decimal (BCD) incrementing circuit and memory. The incrementing circuit has a small amount of delay associated with it so that it may be utilized as a stage of a shift register...
|
|
|
4160205 |
Detection of bacterial activity
Bacterial activity is detected by inoculating the bacteria into a suitable nutrient medium and monitoring the resistive component of the electrical impedance of this culture in such a manner that...
|
|
|
4140896 |
Electronic digital tape timer
A digital tape timer containing a counter and associated arithmetic control and timing logic to detect the relative tape position and provide a time-multiplexed, binary coded decimal (BCD) output...
|
|
|
4057786 |
Recirculating delay line time compressor having plural input taps
A signal processor suitable for real time processing of a complex signal having a relatively narrow frequency spectrum is disclosed. Such signal processor includes a so-called delay line time...
|
|
|
3986333 |
Electronic digital clock
The present disclosure is directed to an electronic digital clock made up of electronic components without using a chain of counters. The digital clock utilizes shift registers with a recirculation...
|
|
|
3944990 |
Semiconductor memory employing charge-coupled shift registers with multiplexed refresh amplifiers
A serial memory employing a plurality of charge-coupled shift registers fabricated with MOS technology and using double layer polycrystalline silicon gates. Each shift register includes two pairs...
|
|
|
3940596 |
Dynamic logic counter
Dynamic logic counting circuits are disclosed using recirculating latched memory stages having parallel shift circuits operating in synchronism with the latch circuits to control stepping of the...
|
|
|
3898644 |
TV display system
A character display system having a raster type cathode ray tube display including a continuously updated display segment for such information as date and time. Data defining the updated portion of...
|
|
|
3891973 |
Multi-function digital counter/timer
A plurality of numerical words to be incremented or decremented is serially stored in a cyclic binary shift register comprising an accumulator section and a memory section. All digits in the series...
|
|
|
3798428 |
ELECTRONIC TIME-KEEPING APPARATUS
An electronic time-keeping apparatus generating counting pulses for a time count. The counting pulses are stored in registers connected to input gates of adders that develop, from the counting...
|
|
|
3760382 |
SERIES-PARALLEL SHIFT REGISTER MEMORY
A digital memory device for handling a number of digital information blocks, in which a plurality of inexpensive shift registers are provided for storing each of the digital information blocks. In...
|
|
|
3742466 |
MEMORY SYSTEM FOR RECEIVING AND TRANSMITTING INFORMATION OVER A PLURALITY OF COMMUNICATION LINES
The memory system includes a plurality of circulating memories equal in number to the number of bits in a character, each circulating memory including a plurality of storage locations associated...
|
|
|
3739354 |
VARIABLE CAPACITY MEMORY
The device according to the invention comprises essentially a memory M having a useful capacity n which is lower than N, N representing the number of words contained in a frame T of a pulse code...
|
|
|
3733471 |
RECIRCULATING COUNTER
A four phase MOS-LSI dynamic recirculating binary counter which operates in an N bit time cycle and which counts in excess of 2N - 1 counts is disclosed. The counter includes an N stage shift...
|
|
|
3691536 |
VARIABLE LENGTH STORING DEVICE
A system for controlling the operation of a recirculating memory having a binary counter to indicate the address of data in the memory, including two storage stages in the recirculating path of the...
|
|
|
3675219 |
DYNAMIC MEMORY SYSTEM HAVING SIGNAL HOLDING DEVICE
A dynamic memory system wherein a continuously recirculating delay loop includes a plurality of read-out stations and a plurality of gating circuits are provided to selectively connect a plurality...
|
|
|
3656122 |
TIME-SHARED SHIFT REGISTER COUNTER WITH COUNT MODIFIED EACH Nth RECIRCULATION
Numbers representing time periods are stored in a plurality of shift registers, each register being associated with a digit of the stored number. Each shift register has a plurality of stages,...
|
|
|
3623070 |
TRAVELING-MESSAGE DISPLAY SYSTEM
Moving ticker display apparatus for displaying stock exchange transaction information employs an array of neon lamps arranged in rows and columns. Characters are formed on the extreme right-hand...
|
|
|
3603774 |
SYSTEM FOR THE MODIFICATION OF DATA STORED IN RECIRCULATING DELAY LINES
In a telecommunication system of the time-sharing type wherein several calls are concurrently conducted over a common line circuit by means of interleaved message signals recurring in a...
|
|
|
3566097 |
ELECTRONIC CALCULATOR UTILIZING DELAY LINE STORAGE AND INTERSPERSED SERIAL CODE
An electronic calculator for performing arithmetic operations on binary coded numbers using delay line storage techniques. Four dynamic storage positions are defined in a single channel delay line...
|
|
|
3521036 |
BINARY CODED DECIMAL COUNTER
|
|
|
3444359 |
MULTI-STAGE COUNTING APPARATUS HAVING CIRCULATING TIME STORES
|
|
|
3439278 |
COUNTER CIRCUIT FOR PROVIDING A SQUARE-WAVE OUTPUT
|
|
|
3411094 |
System for providing pulses of a selected number equally spaced from each other
|
|
|
3381137 |
Frequency divider wherein regenerative switching circuits produce phase displaced periodic signals
|
|
|
3381227 |
Pulse frequency divider using delay line timing
|
|
|
3370158 |
BI-QUINARY COUNTER WITH RECIRCULATING DELAY LINES
|
|
|
3369222 |
Data compressor
|
|
|
3324456 |
Binary counter
|
|
|
3316355 |
Circulating store for signal converters
|
|
|
3310779 |
Multiplex digital to digital converter using delay line shift register
|
|
|
3274497 |
Pulse position modulation sweep integrator system
|
|
|
3229258 |
Digital storage system
|
|
|
3223981 |
Long term timing device and pulse storage system
|
|
|
3187167 |
Electronic calculator with dynamic recirculating storage register
|
|
|
3158812 |
Impulse analyzer for time division multiplex switching systems
|
|
|
3149286 |
Pulse counter employing plural circulating delay-line stores for stages and coincident gating to effect counting
|
|
|
3148333 |
Counter employing plural circulating delay-line stores for stages with carry feedback to effect reset
|
|
|
3146345 |
Count-shift register
|
|
|
3116457 |
Electrical pulse counting devices
|