|
Match
|
Document |
Document Title |
|
|
7400690 |
Adaptive phase controller, method of controlling a phase and transmitter employing the same
The present invention is directed to an adaptive phase controller employing a threshold level and a method of controlling a phase. In one embodiment, the adaptive phase controller includes a...
|
|
|
7397882 |
Digital phase locked circuit capable of dealing with input clock signal provided in burst fashion
A digital phase locked circuit provides an output clock signal whose phase is synchronous with the phase of an input clock signal under a desired level of a phase absorption characteristic even if...
|
|
|
7386085 |
Method and apparatus for high speed signal recovery
A closed-loop circuitry includes, in part, a loop filter and a current source/sink coupled to the loop filter to adjust the phase/frequency of the signal generated by the closed-loop circuitry....
|
|
|
7386065 |
Voltage controlled oscillator (VCO) suitable for use in frequency shift keying (FSK) system
A voltage controlled oscillator (VCO), suitable for use in a frequency shift keying (FSK) system. The VCO device comprises a switching varactor unit, having a first terminal and a second terminal,...
|
|
|
7382849 |
Charge pump circuit
Charge pump circuit. A charge pump circuit is provided for use in a phase-lock loop circuit. The charge pump circuit comprises a charge pump core circuit that outputs a control voltage. The charge...
|
|
|
7356077 |
Method and apparatus for testing network integrity
Apparatuses and methods for testing the integrity of high speed optical fiber transmission networks are presented. Data from an optical network, for example, NRZ formatted data at forty gigabits...
|
|
|
7336110 |
Differential amplitude controlled sawtooth generator
A dual differential sawtooth signal generator includes a first sawtooth voltage generator that has a first capacitor and a second capacitor that are alternately charged with a feedback control...
|
|
|
7319731 |
High precision continuous time gmC BPF tuning
High precision continuous time g m C BPF (Band Pass Filter) tuning. A novel approach is presented by which a continuous time signal serves as a BPF control voltage for tuning of a BPF within a...
|
|
|
7277518 |
Low-jitter charge-pump phase-locked loop
A phase-locked loop includes a voltage-controlled oscillator and a charge-pump loop filter. The voltage-controlled oscillator includes a varactor having a first set of capacitor cells configured to...
|
|
|
7274764 |
Phase detector system with asynchronous output override
In one embodiment, the present invention provides a phase-locked loop comprising a charge-pump loop filter and a phase detector system. The charge-pump loop filter is configured to provide a...
|
|
|
7271631 |
Clock multiplication circuit
A clock multiplication circuit simple in configuration, easy to adjust the characteristics thereof, and capable of shortening lockup time. The circuit delivers an output clock signal at a frequency...
|
|
|
7269217 |
PWM controller with integrated PLL
A pulse-width modulation (PWM) controller to supply power to electronic components using a phase lock loop (PLL) is presented. A PWM controller comprises an input node operable to receive a...
|
|
|
7266172 |
Fully differential CMOS phase-locked loop
The present invention relates in general to integrated circuits, and in particular to method and circuitry for implementing an improved phase-locked loop (PLL) in complementary...
|
|
|
7257183 |
Digital clock recovery circuit
A clock recovery circuit includes a sampler for sampling a data signal. Logic determines whether a data edge lags or precedes a clock edge which drives the sampler, and provides early and late...
|
|
|
7245687 |
Digital phase-locked loop device for synchronizing signal and method for generating stable synchronous signal
A phase-locked loop (PLL) device is disclosed. The PLL device includes an interpolator receiving and processing an input signal by an interpolation operation in response to an interpolation timing...
|
|
|
7236425 |
Charge pump circuit
A charge pump circuit is provided which outputs a high voltage by using a boosting circuit with a smaller number of stages. A diode is used to give a back-gate voltage for a MOS transistor...
|
|
|
7212138 |
Delay-based analog-to-digital converter
An analog-to-digital converter generates and adjusts a digital signal based on a delay caused by an analog signal. The analog signal controls a delay of a first delay chain, and the digital signal...
|
|
|
7203465 |
Receiver/transmitter circuit
A receiver/transmitter circuit includes an antenna terminal, a transmitter circuit which outputs a transmission signal in response to a transmit control signal, a receiver circuit which receives a...
|
|
|
7203261 |
Phase locked loop for an OFDM system
Techniques are provided for tracking residual frequency error and phase noise in an OFDM system. At a receiver, each received OFDM symbol is transformed with an FFT to obtain received modulation...
|
|
|
7202717 |
Chopped charge pump
A chopped charge pump with matching up and down pulses including a first pair of current sources, a second pair of current sources, and a switching circuit for switching on in a first phase one...
|
|
|
7184511 |
Method and apparatus for data density-independent phase adjustment in a clock and data recovery system
A data density independent clock and data recovery system includes a lock phase adjust charge pump operably coupled to receive phase information and transition information from a phase detector and...
|
|
|
7184510 |
Differential charge pump
A differential charge pump includes a transient reducing circuit that provides multiple switching current paths to reduce transients caused by the charge transfer as the charge pump is switched....
|
|
|
7176732 |
Device and method for increasing the operating range of an electrical circuit
A charge pump circuit and method for supplying power. The charge pump circuit includes a first circuit receiving at least one low voltage signal and generating an output voltage signal. The charge...
|
|
|
7162002 |
Phase-interpolator based PLL frequency synthesizer
A phase lock loop frequency synthesizer includes a phase rotator in the feedback path of the PLL. The PLL includes a phase detector, a low pass filter, a charge pump, a voltage controlled...
|
|
|
7162001 |
Charge pump with transient current correction
An improved charge pump used in a phase-locked loop includes transient current correction capability by adding a canceling capacitance for each parasitic capacitance associated with a switching...
|
|
|
7161436 |
Charge pump structure for reducing capacitance in loop filter of a phase locked loop
A charge pump and loop filter circuit of a phase locked loop includes a resistor, a capacitor, first and second input current sources for supplying first and second currents to the circuit, a first...
|
|
|
7158603 |
Method and apparatus for compensating deviation variances in a 2-level FSK FM transmitter
A dual-port voltage control oscillator for use in a frequency synthesizer has first and second input ports and an output. The first port is coupled in a phase-locked-loop configuration for...
|
|
|
7158600 |
Charge pump phase locked loop
A phase lock loop circuit 60 has a phase frequency detector 62 , a charge pump 64 , an active filter 87 and a voltage-controlled oscillator 100 . The phase detector generates UP and DN...
|
|
|
7142823 |
Low jitter digital frequency synthesizer and control thereof
A low jitter digital frequency synthesizer includes a first counter module, a second counter module, a snapshot module, an error value generation module, and a tapped delay line. The first counter...
|
|
|
7138838 |
Phase locked loop
A variable loop bandwidth phase locked loop in which, upon input of a succession of signals “1”, no modulated signal degradation occurs and even at a high symbol rate, the reference signal...
|
|
|
7120217 |
Phase-locked loop circuit
In a PLL circuit including a voltage-controlled oscillator, a phase detector and a final control element, the final control element contains two separate channels, between the phase detector and...
|
|
|
7103130 |
Phase-locked loop circuit
Method and circuitry for improving the accuracy and efficiency of a phase-locked loop. More specifically, the present invention relates to a method and device for monitoring the frequency...
|
|
|
7092471 |
Digital phase synchronization circuit
A synchronization circuit including a plurality of samplers, the plurality of samplers sampling an input signal with a plurality of respective clock signals and producing a plurality of respective...
|
|
|
7082178 |
Lock detector circuit for dejitter phase lock loop (PLL)
A phase lock loop lock detect circuit determines whether an output signal of the phase lock loop is in phase-frequency synchronization with an input reference timing signal and provides an unlock...
|
|
|
7082177 |
Methods and devices for improving the switching times of PLLs
The switching time of a phase-locked loop circuit is improved by switching a direct frequency control section, into and out of, the circuit.
|
|
|
7082176 |
Linearized fractional-N synthesizer with fixed charge pump offset
A linearized oscillation synthesizer includes a phase and frequency detection module, charge pump circuit, low pass filter, voltage control oscillator, and a feedback module. The phase and...
|
|
|
7072431 |
Clock timing recovery using arbitrary sampling frequency
A bit timing signal is regenerated from an encoded digital signal in a receiver using a predetermined sample rate F s . An input pulse signal is generated in response to predetermined transitions...
|
|
|
7054404 |
Clock control method, frequency dividing circuit and PLL circuit
A PLL circuit includes a phase comparator; a charge pump; a loop filter; a voltage-controlled oscillator; a frequency dividing circuit; an A counter for dividing the P-frequency-divided output;...
|
|
|
7050524 |
Half-rate clock and data recovery circuit
A half-rate clock and data recovery circuit includes a phase detector capable of operating at a half-rate, a charge pump circuit, a low pass filter, and a voltage controlled oscillator. The phase...
|
|
|
7042970 |
Phase frequency detector with adjustable offset
A phase detection apparatus is described for use in a phase lock loop (PLL). The apparatus has a first input for a reference signal, a second input for a loop feedback signal and an output for the...
|
|
|
7039380 |
Automatic center frequency tuning of a voltage controlled oscillator
A frequency synthesizer usable in a wireless communication device is disclosed that may ensure a low phase noise and an improved performance. The frequency synthesizer has a phase locked loop...
|
|
|
7023945 |
Method and apparatus for jitter reduction in phase locked loops
A method and apparatus for jitter reduction in a Phase Locked Loop (PLL) that includes determining a size of a original charge pump adequate to generate an appropriate control voltage to a Voltage...
|
|
|
7020401 |
Transponder and wavelength division-multiplexing optical transmission equipment
A wavelength converter and a wavelength division-multiplexing optical communication apparatus automatically generate clock signals of a specified frequency that match send/receive digital signals...
|
|
|
7016613 |
Linear half-rate phase detector and clock and data recovery circuit
Method and apparatus for recovering a clock and data from a data signal. One method of the invention includes receiving the data signal having a first data rate, receiving the clock signal having a...
|
|
|
7016452 |
Delay locked loop
A delay locked loop includes a delay unit with a controllable delay time. Switching elements are provided in order to tap off output signals from the delay elements of the delay unit. Two nodes...
|
|
|
7016451 |
Method and apparatus for generating a phase dependent control signal
A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector...
|
|
|
7016450 |
Clock recovery circuit and related methods
A clock recovery circuit for generating an output signal that is synchronized with an input signal. The clock recovery circuit includes a charge pump, a first filter, an oscillator, a switch...
|
|
|
7012473 |
Current steering charge pump having three parallel current paths preventing the current sources and sinks to turn off and on
A current steering charge pump that receives control signals and sources and sinks current in response to the control signals. One embodiment includes a main current source, secondary current...
|
|
|
7003066 |
Digital phase locked loop with phase selector having minimized number of phase interpolators
In one embodiment of the invention, a phase selection unit for generating a recovered clock signal (SCLK), a phase select signal generator generates a phase select signals in response to a FWD...
|
|
|
7003065 |
PLL cycle slip detection
A cycle slip detector interfaces with a phase/frequency detector (PFD), such as might be used in a phase-locked loop circuit (PLL), and indicates when cycle slips occur in the PFD. Typically, the...
|