|
Match
|
Document |
Document Title |
|
|
3805175 |
RETROSPECTIVE PULSE MODULATION DECODING METHOD AND APPARATUS
Digital data in self-timing reference is free from error due to irregular data spacing because of variations in speed and/or direction of scan in manual or machine applications with a pulse...
|
|
|
3796956 |
BLOCK SYNCHRONIZATION SYSTEM OF MULTINARY CODES
A multinary transmission system transmits multinary code blocks converted in block unit from binary codes. When two identical code blocks are to be transmitted continuously, the succeeding code...
|
|
|
3792443 |
RECORDING AND PLAYBACK SYSTEM FOR SELF-CLOCKING DIGITAL SIGNALS
A recording and reproducing system for recording input digital data in a self-clocking encoded format and periodically inserting synchronizing words in the digital data stream and for reproducing...
|
|
|
3767855 |
PULSE POSITION MODULATION COMMUNICATION SYSTEM
A pulse position modulation communication system which elminates the need for generating independent synchronizing pulses at transmitter facility. Numerical data is generated sequentially and is...
|
|
|
3753113 |
MULTILEVEL CODE SIGNAL TRANSMISSION SYSTEM
A binary code is converted into a multilevel code having an average value of zero over a period of time. A group of n multilevel digits is generated representing the same information conveyed by m...
|
|
|
3730994 |
SYNCHRONIZING ARRANGEMENTS
A synchronizing arrangement includes a source of a bi-polar signal at a fundamental synchronizing frequency in every n th cycle of which the portion of time in the half cycle occupied by a signal...
|
|
|
3729587 |
VOLTAGE TUNABLE FREQUENCY THRESHOLD CIRCUIT
A circuit having a voltage tunable threshold generates an output signal indicative of whether an input signal frequency is above or below the threshold frequency. A ramping signal is started and...
|
|
|
3716851 |
SELF-SYNCHRONIZING SEQUENTIAL ENCODING SYSTEMS
A number of binary variable-length sequential encoders are disclosed which produce near optimum variable-length compression codes and which have very excellent self-synchronizing properties. These...
|
|
|
3708748 |
RETROSPECTIVE PULSE MODULATION AND APPARATUS THEREFOR
Digital data in self-timing reference is free from error due to irregular data spacing because of variations in speed and/or direction of scan in manual or machine applications with a pulse...
|
|
|
3701894 |
APPARATUS FOR DERIVING SYNCHRONIZING PULSES FROM PULSES IN A SINGLE CHANNEL PCM COMMUNICATIONS SYSTEM
A method and apparatus is disclosed for bit synchronization of a received PCM communications signal, without requiring a separate synchronization channel in the communications signal by digital...
|
|
|
3693098 |
DATA RECOVERY TIMING CONTROL CIRCUIT
A data block bit sequence detector requiring the use of only two re-triggerable one-shot multivibrators. The multivibrators are connected in series, and the output of the second controls the width...
|
|
|
3688260 |
SELF-CLOCKING DIGITAL DATA SYSTEMS EMPLOYING DATA-COMPARISON CODES AND ERROR DETECTION
Coded information, which may be stored in storage media, is decoded and reproduced. The retrieval system may be self-clocking, with decoding being accomplished by comparing pairs of data events or...
|
|
|
3688036 |
BINARY DATA TRANSMISSION SYSTEM AND CLOCKING MEANS THEREFOR
A serial binary data transmission system which is self-clocking and recovers clock signals by rectification of a transmitted bipolar signal. By use of the present system, a plurality of stations...
|
|
|
3683288 |
FREQUENCY MODULATION DEMODULATOR
A self-clocking system for extracting from a composite signal, data and clock signal separation in a frequency modulation data system. The clock signal is separated from the data signal in order to...
|
|
|
3665328 |
SYNCHRONIZING SIGNAL GENERATOR FOR USE WITH A DIFFERENTIALLY MULTIPHASE MODULATED SIGNAL RECEIVER
In data receivers used for receiving and demodulating a differentially multiphase modulated signal, i.e. a signal in which the phase position is changed with definite intervals wherein the...
|
|
|
3644677 |
SIGNAL DEMODULATING SYSTEM
In an electronic video recording (EVR) system, the color information is encoded in the form of pulse width modulated rectangular pulses derived from the EVR scanning pattern, with the two color...
|
|
|
3634855 |
SELF-CLOCKING MULTILEVEL DATA CODING SYSTEM
A data processing system in which a series of data bits of two or more different types are coded as changes in state of a recording or transmission medium or the like, with there being three or...
|
|
|
3633108 |
TIMING RECOVERY THROUGH DISTORTION MONITORING IN DATA TRANSMISSION SYSTEMS
A receiver timing recovery arrangement for band-limited data transmission systems, particularly where adaptive equalizers are used, compensates for mistiming in the receiver eye pattern by...
|
|
|
3631463 |
SELF-CLOCKED ENCODING SCHEME
A binary data translation system is provided wherein the binary data is first fed into a data encoder to produce a unipolar pulse train characteristic of the data to be transmitted and then a...
|
|
|
3629728 |
A PULSE SELECTION SYSTEM USING PULSE POSITION TO PULSE AMPLITUDE CONVERSION
This invention pertains to a pulse selector for demodulating pulse position modulated signals, involving means for converting all incoming pulses received during the first half cycle of a time...
|
|
|
3626298 |
TRANSITION TRACKING BIT SYNCHRONIZATION SYSTEM
A bit synchronization system, incorporating a digital data transition tracking phase-locked loop. The system, to which an input signal in the form of a noise-distorted constant amplitude bipolar...
|
|
|
3619505 |
CLOCK PULSE DIGITAL SYNCHRONIZATION DEVICE FOR RECEIVING ISOCHRONOUS BINARY CODED SIGNALS
A device for the synchronization of a clock pulse generator located in a receiving equipment for isochronous binary pulses, comprising means for deriving a brief control pulse from each transition...
|
|
|
3617635 |
TIMING RECOVERY SYSTEM IN WHICH AN EQUALIZER'S SAMPLING TIME IS SET IN RESPONSE TO THE DIFFERENCE BETWEEN THE ACTUAL MEAN SQUARE ERROR AND A PREDETERMINED ACCEPTABLE ERROR
A system is disclosed in which an error signal used for adjusting tap weights in a time domain equalizer is integrated in an up-down counter over one-half of an interval. At the end of the first...
|
|
|
3613015 |
BINARY DIGITAL DATA DETECTION SYSTEM
An improved strobe pulse generator system for self-clocking data systems wherein a resettable strobe pulse generator is prevented from resetting during a data pulse. The input data is applied to an...
|
|
|
3612906 |
PULSE SYNCHRONIZER
A pulse synchronizer employing two bistable flip-flops and a NAND gate is ed to pass the first complete clock pulse which arrives after the incidence of a sample pulse.
|
|
|
3611161 |
APPARATUS FOR SEPARATING DATA SIGNALS AND TIMING SIGNALS FROM A COMBINED SIGNAL
A data signal and a timing signal are combined and transmitted over a single pair of wires to apparatus for separating data signals and timing signals from the combined signal. The apparatus for...
|
|
|
3609662 |
SERIAL PULSE DIGITAL TRANSMISSION SYSTEM
A serial digital transmission system is described wherein the sending station is connected to a receiving station by way of a pair of conductors. Digital data in parallel form is applied as an...
|
|
|
3602828 |
SELF-CLOCKING DETECTION SYSTEM
The invention relates to both a method and an apparatus for separating data and clock signals from a self-clocking encoded input signal by means of a self-clocking detector system which employs...
|
|
|
3593044 |
BIT SYNCHRONIZATION ARRANGEMENT FOR PCM SYSTEMS
The local bit clock is provided by an astable multivibrator having a varactor diode included in the cross coupling thereof to adjust the phase of the bit clock. A variable-width pulse is derived...
|
|
|
3587043 |
CHARACTER PARITY SYNCHRONIZER
Character synchronizing bits having a predetermined binary level are generated from a single serial stream of binary parity encoded characters, and once having been generated, continue to be...
|
|
|
3582789 |
ASYNCHRONOUS DATA SIGNAL RECEPTION
An incoming digital signal having a pulse repetitive frequency within a given range of frequencies is compared with multiple-phase clock signals, all within such given range of frequencies. In the...
|
|
|
3582795 |
DELAYED CLOCK PULSE SYNCHRONIZING OF RANDOM INPUT PULSES
Each input pulse transition (low-to-high or high-to-low) gates 10KHz. clock pulses to a pulse counter. When the counter arrives at a count of 50 (5 milliseconds) it toggles an output flip-flop...
|
|
|
3581010 |
FRAME SYNCHRONIZATION SYSTEM FOR SYNCHRONIZING THE FRAME OF A DIGITAL SIGNAL TRANSMISSION
A digital signal pulse train is supplied to a detector which detects the synchronous pattern of the pulse train. A pulse distributor distributes the digital signal pulse train under the control of...
|
|
|
3551816 |
DIGITAL SYNCHRONIZER
|
|
|
3551817 |
DOUBLET BIT SYNCHRONIZER AND DETECTOR
|
|
|
3550003 |
BINARY DATA TRANSMISSION SYSTEM USING "FUTURE," "PRESENT" AND "PAST" BITS FOR REFERENCE SYNCHRONIZATION
|
|
|
3549804 |
BIT SAMPLING IN ASYNCHRONOUS BUFFERS
|
|
|
3546592 |
SYNCHRONIZATION OF CODE SYSTEMS
|
|
|
3538256 |
KEYBOARD SIGNALLING SYSTEM
|
|
|
3532999 |
REFERENCE CLOCK GENERATOR HAVING UNEQUAL ADJACENT PERIOD INTERVALS
|
|
|
3530242 |
SYNCHRONIZING SYSTEM FOR PCM SYSTEMS
|
|
|
3513447 |
BIT SYNC RECOVERY SYSTEM
|
|
|
3488663 |
APPARATUS FOR COMPARISON AND CORRECTION OF SUCCESSIVE RECORDED PULSES
|
|
|
3480869 |
TIMING RECOVERY CIRCUIT FOR USE IN FREQUENCY-MODULATED,DIFFERENTIALLY COHERENT PHASE MODULATION (FM-DPM) COMMUNICATION SYSTEM
|
|
|
3459892 |
DIGITAL DATA TRANSMISSION SYSTEM WHEREIN A BINARY LEVEL IS REPRESENTED BY A CHANGE IN THE AMPLITUDE OF THE TRANSMITTED SIGNAL
|
|
|
3418585 |
Circuit for detecting the presence of a special character in phase-encoded binary data
|
|
|
3411090 |
Signal phase control circuits
|
|
|
3402264 |
Digital synchronizer
|
|
|
3376385 |
Synchronous transmitter-receiver
|
|
|
3363183 |
Self-correcting clock for a data transmission system
|