|
Match
|
Document |
Document Title |
|
|
7627066 |
Apparatus for data recovery in a synchronous chip-to-chip system
An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling...
|
|
|
7627003 |
Automatic clock synchronization and distribution circuit for counter clock flow pipelined systems
A clock synchronization buffer for a counter clock flow pipelined circuit including a cascade of processing modules that receive data from a previous module and provide output results to a...
|
|
|
7623609 |
Dynamic phase alignment methods and apparatus
Dynamic phase alignment circuitry selects from among several, phase-distributed, candidate clock signals the one of those signals that is currently best for use in controlling the timing of...
|
|
|
7623608 |
Asynchronous data reception without precision timing reference
A method of asynchronous data reception, the method comprising: receiving a plurality of calibration bits having a bit rate; sampling the received calibration bits at a sampling rate, the sampling...
|
|
|
7623607 |
Methods and apparatus for determining timing in a wireless communication system
Methods and apparatus for setting timing of sampling of one or more symbols. The disclosed methods account for at least three types of effective interference (EI) and are used to set the timing of...
|
|
|
7620134 |
Circuit to syncrhonize the phase of a distributed clock signal with a received clock signal
A circuit to synchronize the phase of a distributed clock signal to a received clock signal. Embodiments include a control loop comprising a phase interpolator, a clock distribution network, and a...
|
|
|
7620115 |
Space code block coding and spreading apparatus and method for transmission diversity and CDMA diversity transmitter and CDMA mobile station receiver using the same
A space code block coding and spreading apparatus for transmission diversity, a Code Division Multiple Access (CDMA) diversity transmitter using it, and a CDMA mobile station receiver for receiving...
|
|
|
7616723 |
Method for symbol timing synchronization and apparatus thereof
A method for symbol timing synchronization is provided. The method comprises the following steps. First, a correlation between a sample sequence and a delayed sample sequence is calculated to...
|
|
|
7616722 |
Method and circuitry for extracting clock in clock data recovery system
A method for extracting a clock in a clock data recovery system is provided. The method includes the following steps. First, a serial link transmission data is sampled for a plurality of times, and...
|
|
|
7616721 |
Apparatus and method for checking network synchronization clock signal in communication system
In an apparatus and method for checking a network synchronization clock signal in a communication system, the apparatus generates a divided clock signal which is the same as an externally inputted...
|
|
|
7616719 |
Compensation for residual frequency offset, phase noise and sampling phase offset in wireless networks
Improved performance, particularly gain in signal-to-noise ratio (SNR), in high-bandwidth Orthogonal Frequency Division Multiplexing (OFDM) receivers, software and systems is achieved by...
|
|
|
7616707 |
Methods and apparatus for reducing a sampling rate during a sampling phase determination process
A received signal is sampled at a sampling period of T+m*(T/n) during a sampling phase determination process. T is a symbol or chip period of the received signal, n is a number of phases of the...
|
|
|
7613264 |
Flexible sampling-rate encoder
A method for implementing a flexible sampling-rate encoder, comprising the steps of (A) sampling an input signal at a regular time-interval to produce sampled data, (B) generating a pseudo-random...
|
|
|
7613263 |
Clock and data recovery method and apparatus
A method and circuit for processing a serial data stream carrying data at a rate established by an underlying clock signal, the method and circuit involving: time-stamping each of the transitions...
|
|
|
7613262 |
Signal processing apparatus and method for decision directed symbol synchronisation
A signal processing apparatus ( 400;800 ) comprising: a demodulator (e.g. a PSK demodulator) ( 407;900 ) arranged to demodulate a received signal, which carries consecutive symbols (a 1 , . . . , a...
|
|
|
7609795 |
Interpolation module, interpolator and methods capable of recovering timing in a timing recovery apparatus
The invention relates to an interpolation module, an interpolator, and methods capable of recovering timing, and in particular, to an interpolation module, an interpolator, and methods capable of...
|
|
|
7606342 |
Tracking the phase of a received signal
The tracking of the phase of a received signal having a known preamble is accomplished by the steps of: initializing a phase-locked loop in accordance with estimated phase parameters, which are...
|
|
|
7606301 |
Method and apparatus for adaptively establishing a sampling phase for decision-feedback equalization
Methods and apparatus are provided for adaptively establishing the optimal sampling phase offset for a DFE operation. According to one aspect of the invention, one or more values in an amplitude...
|
|
|
7602871 |
Mobile communication terminal
Improve efficiency of sampling of an A/D converter while suppressing power consumption. A packet receiving section receives six packets included in one frame transmitted from a base station, a...
|
|
|
7602870 |
Symbol timing estimation in communication systems
A symbol timing estimation method is provided for use in a communication system, for example an orthogonal frequency division multiplexing system having a cyclic prefix extension CPE. Each symbol...
|
|
|
7602869 |
Methods and apparatus for clock synchronization and data recovery in a receiver
Clock synchronization and data recovery techniques are disclosed. For example, a technique for synchronizing a clock for use in recovering received data comprises the following steps/operations. A...
|
|
|
7602852 |
Initial parameter estimation in OFDM systems
A coarse estimate of a location of an information carrying part of a symbol in a received signal in a telecommunication system is generated. This involves generating correlation values by...
|
|
|
7600167 |
Flip-flop, shift register, and scan test circuit
A flip-flop has a first latch and a second latch. The first latch has a first feedback circuit and a first selecting circuit which selects one of a first data input signal and an output signal of...
|
|
|
7599454 |
Method and apparatus for symbol alignment in diversity signal reception
Methods and apparatus taught herein provide for symbol alignment between diversity signals in a communication receiver. For example, in one embodiment, a method of symbol aligning diversity signals...
|
|
|
7596196 |
Timing recovery in error recovery for iterative detection
A decoding system includes a timing loop for use in error recovery mode operations, in which “fast decode” bit values that are used for timing recovery purposes in the normal modes of operation...
|
|
|
7593496 |
Phase interpolator
A phase interpolator includes a first circuit to generate a first signal having a first phase delay and a second signal having a second phase delay and a phase mixer. The phase mixer is coupled to...
|
|
|
7593454 |
Enhanced QPSK or DQPSK data demodulation for direct sequence spreading (DSS) system waveforms using orthogonal or near-orthogonal spreading sequences
A method of correcting phase error of a phase shift keyed (PSK) signal includes (a) receiving a signal modulated by a spreading sequence; (b) despreading the received signal using a receiver...
|
|
|
7590209 |
Method and computer program for identifying a transition in a phase-shift keying or frequency-shift keying signal
A system for identifying phase transitions in phase-shift keying signals and frequency transitions in frequency-shift keying signals broadly comprises a memory and a computing element capable of:...
|
|
|
7590184 |
Blind preamble detection for an orthogonal frequency division multiplexed sample stream
A method for determining a presence of a preamble for an orthogonal frequency division multiplexed (OFDM) complex valued sample stream may include capturing a portion of the OFDM complex valued...
|
|
|
7587016 |
MIMO timing recovery
Multiple-input-multiple-output (MIMO) timing recovery. A novel approach is presented to perform timing recovery when processing the multiple received signals within a MIMO communication device....
|
|
|
7587015 |
Asynchronous digital data capture
The present invention provides asynchronous digital capture by first, capturing the digital output of the device under test (DUT) clock on an automated test equipment (ATE) digital channel. Next,...
|
|
|
7587014 |
Digital frequency/phase recovery circuit
A digital frequency/phase recovery circuit includes a comparator with hysteresis, a counter, a frequency determiner, a multi-phase clock generator, a transition detector, a phase adjuster, and a...
|
|
|
7583772 |
System for shifting data bits multiple times per clock cycle
A system and method are used to allow for phase rotator control signals to be produced that rotate bits in the signals more than one step per clock cycle. This can be done through the following...
|
|
|
7583771 |
Systems and methods for resampling unreliable data
Systems and methods providing resampling of a sampled data transmitted through a communication channel. Reliable resampling is provided even when original data samples are lost or reordered during...
|
|
|
7583770 |
Multiplex signal error correction method and device
A method of reducing a phase error caused by a plurality of error sources in a signal in the form of a sequence of a plurality of digital partial signals associated with a number of subcarriers (k)...
|
|
|
7583737 |
OFDM signal receiver device and OFDM signal receiving method
The present invention relates to a OFDM signal receiver device that performs weighting for branch metrics based on average noise power or signal-to-noise power ratio and conducts Viterbi decoding...
|
|
|
7583734 |
Two-wire type data communication method and system, controller and data recording apparatus
When a controller transmits a clock pulse of a positive phase as a first transmit signal (a) and a clock pulse of an opposite phase as a second transmit signal (b), the controller modulates the...
|
|
|
7580494 |
Low wander timing generation and recovery
Systems, apparatuses, and methods for low wander timing generation and/or recovery are disclosed here. In one aspect, embodiments of the present disclosure include a communication system for high...
|
|
|
7580493 |
Electronic circuit
One embodiment of a method of generating a clock signal and synchronizing the generated clock signal with a digital data stream comprises generating a clock signal using an oscillator, identifying...
|
|
|
7580492 |
Clock recovery
Clock recovery apparatus having an early/late voter for deciding whether a current sampling point needs to be advanced or retarded, wherein the early/late voter passes and Up/Down signal to an...
|
|
|
7577221 |
Receiver scheme for synchronous digital transmission
A method, apparatus and system for improving the tolerance for timing jitter noise by eliminating the need to recover clock information from the input signal. There is no need to communicate clock...
|
|
|
7577220 |
Apparatus and method for readjustment of a sampling time in radio receivers
An apparatus for readjustment of a sampling time in a radio receiver includes a component for determination of any sampling time error in a discrete-value received signal that emits a sampling time...
|
|
|
7573967 |
Input threshold adjustment in a synchronous data sampling circuit
A data sampler system receives a high-speed data stream and uses a first set of data samplers for sampling the data stream at a first set of clock phase angles to produce a first set of sequential...
|
|
|
7573953 |
Method and apparatus for estimating SFO in digital receiver, and method and apparatus for compensating for sampling frequency using the estimated SFO in the digital receiver
A sampling frequency offset (SFO) estimation method for use in a digital receiver to estimate a correct SFO is disclosed. The method for estimating the SFO in the digital receiver includes the...
|
|
|
7570721 |
Apparatus and method for multi-phase digital sampling
A method and apparatus for determining a relationship between an input signal frequency and a reference signal frequency is envisioned. The system derives a plurality of internal reference signals...
|
|
|
7570258 |
Method for adjusting the scanning frequency and/or scanning phase of a digital image reproducing device
A method for adjusting the scanning frequency and/or the scanning phase of an analog/digital converter ( 3 ) of an image-reproducing device that has a digitally controlled display ( 1 ) for...
|
|
|
7567629 |
Multiphase clock recovery
The invention represents a parallel and distributed approach to clock recovery based on multiple mutually phase shifted sample clock signals (åS) defining a set of orthogonal clock phases. The...
|
|
|
7564931 |
Robust maximum-likelihood based timing recovery
A method of timing recovery comprises receiving an input signal, sampling the input signal to produce a plurality of signal samples, detecting the samples to produce an output signal, and...
|
|
|
7564907 |
Technique for providing secondary data in a single-frequency network
A technique for providing secondary data in a single frequency network (SFN) provides a first forward error correcting (FEC) decoder for decoding a received coded orthogonal frequency division...
|
|
|
7561560 |
Symbol timing synchronization system for orthogonal frequency division multiplexing systems
The invention relates to a symbol timing synchronization system for orthogonal frequency division multiplexing system. According to the invention, the symbol timing synchronization system utilizes...
|