|
Match
|
Document |
Document Title |
|
|
7567633 |
Reception device with data recovery mechanism, adapted to transmission system using a direct spread spectrum sequence
A BPSK type reception device that includes a decoder for decoding a digital input signal, first and second comparators for delivering a decoded data signal and a data capture clock signal also...
|
|
|
7508257 |
Low-power digital demodulator
Apparatus for demodulating a train of pulses includes a one-shot device having an asynchronous data input terminal, which is configured to receive the train of pulses, and a one-shot data output...
|
|
|
7466772 |
Decoding coded data streams
A method of decoding, in one particular embodiment, an IEC 60958 biphase coded data stream comprising determining the maximum period in the data stream without a transition; determining a first...
|
|
|
7450666 |
Ask demodulation device and wireless device using the same
A delay section delays a detected signal by less than one bit time in the NRZ data. A subtraction section performs subtraction between a delayed signal and the detected signal, and outputs a...
|
|
|
7319722 |
Circuit for the decoding of biphase signals
A decoding circuit and associated method are provided for decoding a biphase signal. The decoding circuit may include a precharging register to precharge a pair of states of the biphase signal,...
|
|
|
7289589 |
Maximum likelihood bit synchronizer and data detector
A bit synchronizer ( 16 ) that includes a tapped delay line ( 38 ) connected to a plurality of timing hypothesis circuits. A control and adjudication circuit ( 50 ) is connected to the timing...
|
|
|
7206146 |
Biphase magnetic pattern detector using multiple matched filters for hard disk drive
A hard disk drive (HDD) holds data using a biphase scheme. A plurality of matched filters are used to detect binary data represented by the biphase pattern without the need for synchronous sampling...
|
|
|
7095807 |
Method for decoding biphase signals
A technique of decoding erroneous biphase signals is disclosed comprising the following steps. First, phase and magnitude sample values (ps, bs) are formed, from which a first digital signal (d 1 )...
|
|
|
7054361 |
Method and apparatus for enhancing an infrared signal protocol
An apparatus and method for providing control signals, comprising a processor coupled to a memory, for generating a signal sequence. The processor encodes the signal sequence into a plurality of...
|
|
|
H002155 |
Downconvert and average identification of biphase coded signal carrier
An improved apparatus and method for determining the carrier frequency in a biphase coded signal such as the course acquisition code signal in a global position sensing system. The described system...
|
|
|
6977973 |
System and method for decoding manchester data
A method for decoding Manchester data is provided that includes receiving input data comprising at least two transition types. Each transition of a specified transition type in the input data is...
|
|
|
6904539 |
Method of determining data transfer speed in data transfer apparatus
A method of determining a transfer speed of an encoded data signal including a clock signal and a data signal is provided. First, the encoded data signal is decoded to generate a decoded clock...
|
|
|
6782300 |
Circuits and methods for extracting a clock from a biphase encoded bit stream and systems using the same
A method of extracting a clock from a biphase encoded bit stream includes the step of detecting a stream of samples each having a sample size measured between consecutive bit phase transitions. A...
|
|
|
6768433 |
Method and system for decoding biphase-mark encoded data
A method and system for decoding a biphase-mark input stream is disclosed. Aspects of the present invention include receiving an external biphase-mark input stream by a receiver module; recovering...
|
|
|
6757341 |
Digital audio interface signal demodulating device
In a digital audio interface signal demodulating apparatus (DDAp) that adds a preamble (PA) and additional information (V, U, C, P) to a digital audio signal (Sda) and demodulates into a digital...
|
|
|
6628212 |
State-driven over-sampling manchester decoder
A method and apparatus for a state-driven decoder for decoding a Manchester encoded signal. The decoder comprises an input sampling stage, an over-sampling clock, and a digital logic state machine....
|
|
|
6549596 |
Fully digital phase aligner
A fully digital phase aligner includes a control loop acting upon a delay line comprising at least a cascade of delay cells, each cell being individually configurable to produce one of two...
|
|
|
6539071 |
Frequency correction at the receiver end in a packet transmission system
The invention relates to a system for transmitting packets from interactive terminals to a head station. The terminals intended for consumers are provided with local oscillators which are not very...
|
|
|
6449315 |
Serial line synchronization method and apparatus
Apparatus, and an accompanying method, for transmitting a frame synchronization signal and a data signal simultaneously through a serial transmission medium ( 170 ). Specifically within a data...
|
|
|
6388717 |
Digital television transmitting system having data and clock recovering circuit
A digital television transmitting system is presented having a recovery circuit for recovering non-return to zero (NRZ) data pulses and transport clock pulses from a biphase-mark serial data pulse...
|
|
|
6275679 |
Secure communication using array transmitter
The radio transmission circuit comprises 16 antenna elements in a broadside array. A carrier wave is routed to the 16 elements and the phase to each element is adjusted to direct the transmitted...
|
|
|
6256359 |
RDS signal detection device
Received signals are digitized by a comparator, and sampled by regenerated clock signals synchronized to a carrier. Biphase symbol data are demodulated based on the sampling data. A biphase decoder...
|
|
|
6249558 |
Method for transmitting digital data impulses
Before digital data impulses are transmitted from a transmitter to a receiver that includes a data acquisition signal generator, at least one synchronizing impulse (syn1, . . . ) is transmitted for...
|
|
|
6249555 |
Low jitter digital extraction of data from serial bitstreams
A low jitter method for extracting clock or data from a serial digital bitstream generates from a digital decoder a window signal from the serial digital bitstream by sampling the serial digital...
|
|
|
6236687 |
Decision directed phase locked loop (DD-PLL) for use with short block codes in digital communication systems
An improved digital decision directed phase locked loop (DD-PLL) for use with short block codes using phase shifting keying (PSK) modulation. The improvement involves a conventional digital phase...
|
|
|
6204725 |
Circuit for demodulating digital signal undergoing different modulation schemes
A circuit for demodulating a signal having a temporal mixture of different modulation schemes applied thereto includes a synchronization-word-detection unit which detects synchronization words...
|
|
|
6128112 |
Weighted-sum processing method and apparatus for decoding digital signals
The method and associated apparatus of the present invention decodes digital signals by appropriately weighting the respective noise portions of the two phase segments generated by the detector,...
|
|
|
5999576 |
Delay-locked loop for data recovery
A delay-locked loop which phase-locks the reference clock of crystal oscillation by certain identical delay units for generating certain precise time-sharing phase signals. These time-sharing phase...
|
|
|
5953063 |
Bi-phase code decoding system
A horizontal period counter 3 determines one bit period of bi-phase codes by measuring the period of a horizontal scan line immediately preceding one containing bi-phase codes to be decoded. An...
|
|
|
5905759 |
Data decoding circuit, voltage-controlled oscillation circuit, data decoding system and electronic equipment
A data decoding circuit of the present invention can regenerate a bit synchronization signal from a data received by using a code such as a split-phase code and Manchester code in which a binary...
|
|
|
5892797 |
System and method for recovering data encoded using manchester code and other bi-phase level codes
A data and clock recovery circuit includes a front end circuit for receiving a data signal encoded with a Manchester or other bi-phase level code having a sequence of bit frames, and for outputting...
|
|
|
5889820 |
SPDIF-AES/EBU digital audio data recovery
A circuit for decoding an input signal includes a measurement circuit having an input to receive a timing clock signal that is asynchronous with clocking of the input signal, to measure duration of...
|
|
|
5778031 |
Decoding circuit for bi-phase BPSK signal having a high noise immunity
A bi-phase signal is output from BPSK demodulator; by a pair determining circuit and a clock reproducing circuit, a clock signal corresponding to a former half bit of two half bits constituting a...
|
|
|
5726650 |
Adaptive manchester decoding with adjustable delay and power saving mode
A method and apparatus for recovering clock and data signals from a Manchester code is provided. The present invention uses a phase lock loop with a digital delay line wherein an adjustable delay...
|
|
|
5687193 |
Manchester coder/decoder
The Manchester coder/decoder of the invention includes the following modules. A synchronization signal generation module (11), gives the clocks' start signal. A module (12) for the synchronization...
|
|
|
5636248 |
Method and system for regenerating amplitude and timing characteristics of an analog signal
The present invention provides a system and method for using a single digzed component of an analog signal to be converted into a pair of digital signals used to re-establish the analog signal. A...
|
|
|
5570393 |
Digital audio signal demodulator
A digital audio signal demodulator which demodulates an input digital audio interface format signal inputted with asynchronous serial bits to a non-return to zero (NRZ) signal, corrects error per...
|
|
|
5566212 |
Phase-locked loop circuit for Manchester-data decoding
A phase-locked loop circuit recovering original clock information and original stream of binary data both from Manchester-coded data is disclosed. The phase-locked loop circuit comprises first,...
|
|
|
5521944 |
Circuit for a demodulator for a radio data signal in a radio receiver
In a circuit for a demodulator of a radio data signal in a radio receiver, the multiplex signal in digital form is mixed into the baseband, in two phase positions shifted 90° with respect to each...
|
|
|
5491713 |
Minimized oversampling Manchester decoder
A Manchester decoder and clock recovery circuit for recovering Manchester encoded data and a clock synchronized with the incoming data. The circuit uses an oversampling rate of eight times the data...
|
|
|
5475705 |
Demodulator for Manchester-coded FM signals
Binary signals that are transmitted by Manchester coding and frequency modulation are demodulated based on the behavior of the phase or complex vector value of the received signal. The polarities...
|
|
|
5465268 |
Digital decoding of biphase-mark encoded serial digital signals
A digital decoder for a biphase-mark encoded serial digital signal detects edges in the encoded serial digital signal by sampling with a sample clock to produce a blivet signal. The blivet signal...
|
|
|
5457423 |
Radio data signal demodulator with clock signal recovery
For a demodulator for radio data signals, where transmission of these signals is carried out through phase shifting of a suppressed subcarrier, where a multiplex signal, which contains a signal...
|
|
|
5448594 |
One bit differential detector with frequency offset compensation
A one-bit differential detector for a GMSK signal operates independently of an offset frequency. In particular, a decision signal used by a decision circuit to distinguish between logic "0" and...
|
|
|
5446571 |
Manchester code optical code recognition unit
An optical code recognition unit (OCRU) for recognising a predetermined n-bit optical code sequence coded using the Manchester code format, has an n-way splitter (7) having an input and n parallel...
|
|
|
5438594 |
Device for demodulating digital signals modulated by an alternating modulation constellation technique
A device for demodulating a signal modulated on two axes in phase quadrature using a π/4-QPSK type digital modulation technique employing alternately two phase-shifted constellations. The device...
|
|
|
5436591 |
Demodulator for radio data signals
In a demodulator for radio data signals the transmission of which is made by phase-keying of a suppressed subcarrier the occurence of transient times is avoided in that the received signal of...
|
|
|
5414384 |
Demodulator for radio data signals
In a demodulator for use in the Radio Data System (RDS) as defined by the European Broadcasting Union, transmission of these signals is carried out through phase shift modulation of a suppressed...
|
|
|
5399987 |
Bi-phase shift keying signal demodulation circuit for RDS receiver
A bi-phase shift keying signal demodulation circuit for an RDS receiver receives RDS modulation signal and reproduces RDS data from the RDS modulation signal. The RDS modulation signal is produced...
|
|
|
5373534 |
Serial data receiving apparatus
This serial data receiving apparatus is intended to realize the receiving process of serial data having an inferior SN ratio with a simple arrangement and at low cost. A one-bit length of the...
|