|
Match
|
Document |
Document Title |
|
|
7050467 |
Digital-to-phase-converter
A digital-to-phase or digital-to-time-shift converter ( 100 ) includes a delay line ( 106 ), a multiplexor ( 108 ) and synchronization circuit ( 110 ). In the converter ( 100 ) the clock edges of a...
|
|
|
7046699 |
Pointer processing and path BIP-8 computation for large concatenated payloads
A system for performing Bit Interleaved Parity-8 (BIP-8) computation on large concatenated payloads, in a processing node of an optical communications networks. The BIP-8 computation system...
|
|
|
7031306 |
Transmitting MPEG data packets received from a non-constant delay network
Transmitting data packets received from a non-constant delay medium includes storing the data packets in a buffer, determining a play-out schedule for the data packets based on timing information...
|
|
|
7023882 |
Interfacing at least one information stream with at least one modulator
An interface is provided for interfacing at least one information stream with at least one modulator in the headend or hub of a broadband communications system. The interface allows for separating...
|
|
|
7020794 |
Interleaved delay line for phase locked and delay locked loops
An interleaved delay line for use in phase locked and delay locked loops is comprised of a first portion providing a variable amount of delay substantially independently of process, temperature and...
|
|
|
7013318 |
Method and system for encapsulating cells
Encapsulating cells includes receiving cells at a queue associated with decision points. Each decision point corresponds to a number of cells and is associated with a threshold criterion. The...
|
|
|
7012935 |
Alignment and deskew device, system and method
A device, system and method for aligning data received on a plurality of data lanes in a data link are disclosed. One or more alignment vectors are generated for each of a plurality of data lanes...
|
|
|
7010074 |
Oversampling clock recovery having a high follow-up character using a few clock signals
An oversampling clock recovery method according to this invention generates non-uniform three-phase clock signals CLKa, CLKb, and CLKc having non-uniform intervals for one bit of an input data i...
|
|
|
7007106 |
Protocol and method for multi-chassis configurable time synchronization
Systems and methods are disclosed for time synchronization of operations in a control system. Synchronization networks and devices are provided for transferring synchronization information between...
|
|
|
6999406 |
Reception synchronization apparatus and demodulating apparatus using the same
A reception synchronization apparatus capable of achieving precise synchronization of an OFDM signal including a frame guard added to the OFDM signal includes a multiplier for calculating the...
|
|
|
6996201 |
Data receiving system robust against jitter of clock
A plurality of delay circuits successively delay a received data. The received data and delayed data signals are sampled in response to both leading and trailing edges of a clock having a frequency...
|
|
|
6996132 |
Method, apparatus and program for determining available bandwidth between multiple points in a communication system
A method, apparatus ( 22 ), and program are provided for determining an amount of bandwidth available in at least a portion of at least one communication path ( 5, 3, 6, 7, 10 - 1, 9, 12, 13, 14,...
|
|
|
6993010 |
Spoofing to preserve a communication link
A local communication layer is placed in communication with a remote communication layer via a communication link established between a local modem and a remote modem. The communication layers may,...
|
|
|
6987526 |
Data transmission method and data transmission system
A data transmission method and a data transmission system not requiring a large delay unit for multiplexing and composition and capable of reducing the hardware scale, wherein when transmitting...
|
|
|
6985501 |
Device and method for reducing delay jitter in data transmission
A delay unit 103 adds holding time that has been set by a holding time setting unit 104 to a received data. The holding time is computed based on delay time of received data and the minimum...
|
|
|
6970481 |
Methods and systems for distributing multimedia data over heterogeneous networks
Real-time communication of multimedia data over heterogeneous networks that may include constant delay networks, variable delay networks that have a common reckoning of time, and variable delay...
|
|
|
6963548 |
Coherent synchronization of code division multiple access signals
A novel method and apparatus is described for reducing the number of CDMA codes for a constellation of multiple trasponder platforms serving a number of subscribers in the same service area. A...
|
|
|
6959017 |
Synchronizing system using IEEE 1394 serial bus standard
Transmission delay in a serial bus connected network is determined by transmitting a Ping packet which is replied to in a physical layer of the bus from a request node to a response node, and...
|
|
|
6959016 |
Method and apparatus for adjusting the timing of signals over fine and coarse ranges
A variable delay circuit is formed by a fine delay circuit and a coarse delay circuit. The fine delay circuit adjusts the delay of a delayed clock signal in relatively small phase increments with...
|
|
|
6934306 |
Dualized time/frequency generation apparatus in CDMA system
A dual time/frequency generation apparatus having a first and a second time/frequency generator for generating time/frequency signals in a code division multiple access CDMA system, including: a...
|
|
|
6928124 |
Method and system for fast synchronization multiframe structures using periodic signatures
The invention describes a method and a system for fast and economic synchronization of multiframe structures, such as PDH multiframe binary signals, by detecting a periodic binary signature in a...
|
|
|
6928089 |
Pattern synchronous circuit
Sort operations of an input signal are performed by providing a first sort part 6 comprising one shift circuit 8 and (l−1) sort circuits 9 a to 9 c , and a second sort part 7 comprising one...
|
|
|
6928079 |
Multiplexer controlling absorption of delay fluctuation on individual transmission path
A multiplexer is provided for making data into a plurality of cells and then for transmitting the plurality of cells through a cell transmission path. The multiplexer includes a first...
|
|
|
6909699 |
Data transfer system, data transfer management apparatus and data transfer method
A data transfer system makes more effective use of a band available for the data transfer. In data transfer systems having devices with a different delay time in sending back the data depending on...
|
|
|
6904112 |
Method for modulating a basic clock signal for digital circuits and clock modulator for implementing the method
A method for modulating a basic clock signal for digital circuits, in which distances between adjacent switching edges are altered, the basic clock signal being conducted via a changing number of...
|
|
|
6874096 |
Apparatus and method for detecting packet arrival time
A detector for detecting packet arrival time for packets received by a Home Phoneline Network Alliance (HPNA) receiver. The detector correlates received preamble symbols with stored preamble...
|
|
|
6868504 |
Interleaved delay line for phase locked and delay locked loops
An interleaved delay line for use in phase locked and delay locked loops is comprised of a first portion providing a variable amount of delay substantially independently of process, temperature and...
|
|
|
6862298 |
Adaptive jitter buffer for internet telephony
In an improved system for receiving digital voice signals from a data network, a jitter buffer manager monitors packet arrival times, determines a time varying transit delay variation parameter and...
|
|
|
6836503 |
Apparatus for data recovery in a synchronous chip-to-chip system
An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling...
|
|
|
6834059 |
SDH signal channel pointer analyzing apparatus and method
A channel pointer extractor extracts channel pointer value inserted in a SDH signal based on the pointer position information contained in the channel information, each time the channel information...
|
|
|
6826589 |
Request mechanism for a communication system between interactive terminals and master station
The invention relates to a communication system comprising a plurality of interactive terminals which communicate with a master station via a transmission medium. The invention is particularly...
|
|
|
6816504 |
Method and apparatus for transferring deterministic latency packets in a ringlet
Briefly, in accordance with one embodiment of the invention, a method of using a bypass buffer in a node coupled to a ringlet includes the steps of: writing a packet of binary digital signals on...
|
|
|
6771669 |
Method and apparatus for remote memory clock synchronization for optimized leadoff performance
A method and apparatus for synchronizing a synchronizing clock is disclosed for use in synchronizing a high-speed memory bus with a second, heritage memory bus. This method and apparatus includes...
|
|
|
6765975 |
Method and apparatus for a tracking data receiver compensating for deterministic jitter
A tracking data receiver which can compensate for deterministic jitter is disclosed. The device utilizes a history of past data received to determine which of multiple samples taken within a bit...
|
|
|
6760346 |
Packet switching network
A packet switching network which allows the duration of guard time of each packet to be reduced to a minimum and the transmission efficiency of the network to be increased is disclosed. The sending...
|
|
|
6757302 |
Channel status management for multichannel audio distribution
First and second successions of data words, each data word including multiple payload data bits, a data block bit (C) and a block character (SOB) having a first state to indicate start of a...
|
|
|
6757282 |
Fast switching of data packet with common time reference
An input buffer switch scheduling method operates responsively to a global common time reference. The global time reference is used to enable pre-computed switching schedules from an input port to...
|
|
|
6748000 |
Apparatus, and an associated method, for compensating for variable delay of a packet data in a packet data communication system
Apparatus, and an associated method, for compensating for variable delays in the communication of packet data to a receiving station during, for example, a VOIP (Voice-Over-Internet Protocol)...
|
|
|
6741614 |
Method and system for compensating signal propagation delay
Propagation delay compensation in a wireless network comprising a central access point and multiple subscriber terminals is achieved by defining a registration time slot in which new subscriber...
|
|
|
6738395 |
Pointer processing and path BIP-8 computation for large concatenated payloads
A system for performing pointer processing on large concatenated payloads, in a processing node of an optical communications networks. The system comprises a plurality of processing strips. Delay...
|
|
|
6735223 |
Method of controlling offset of time stamp and apparatus for transmitting packet using the same
A method for setting the offset of a time stamp, in which the offset value that is added to the time stamp is automatically controlled according to a transmission window value in a packetizing...
|
|
|
6735199 |
Time frame switching responsive to global common time reference
A time frame switching method and system of data units that utilize a global common time reference, which is divided into a plurality of contiguous periodic time frames. The system is designed to...
|
|
|
6735192 |
Method and apparatus for dynamically varying a packet delay in a packet network based on a log-normal delay distribution
A method and apparatus are disclosed for dynamically adapting the play-out delay for voice packets transmitted over a local area network using the Ethernet standard as an access mechanism. It has...
|
|
|
6724779 |
Apparatus for a switch element in a high speed communication system
Methods and devices useful in high-speed scalable switching systems include a memoryless switch fabric, per virtual channel queuing, digital phase aligners, randomized and complement connection...
|
|
|
6717926 |
Apparatus and associated method, by which to transmit beacon signals in a radio communication system
Apparatus, and associated method, by which to generate the beacon signals broadcast by network infrastructure of a radio communication system to mobile stations operable therein. The beacon signals...
|
|
|
6697385 |
Circuit(s), method(s) and architecture for configurable packet re-timing in network repeater hubs
A circuit comprising a first circuit and a second circuit. The first circuit may be configured to present information after a delay in response to a plurality of transmit and receive inputs. The...
|
|
|
6697356 |
Method and apparatus for time stretching to hide data packet pre-buffering delays
A special rendering mode for the first few seconds of play out of multimedia data minimizes the delay caused by pre-buffering of data packets in multimedia streaming applications. Instead of...
|
|
|
6667990 |
Transmission terminal station apparatus and network system
This invention is a transmission terminal station apparatus. The transmission terminal station apparatus is connected to a low-order group terminal device through a low-speed line and connected to...
|
|
|
6658027 |
Jitter buffer management
In order to compensate for rate mismatches between near end (receiving) and far end (transmitting) devices, intelligent jitter buffer management is implemented by apparatus comprising: a data...
|
|
|
6580694 |
Establishing optimal audio latency in streaming applications over a packet-based network
An embodiment of the invention is a method of helping establish optimal latency in audio streaming applications over a packet switched network. The method involves determining whether an elapsed...
|