|
Match
|
Document |
Document Title |
|
|
7590110 |
Balanced high-capacity switch
A high capacity switching node comprises a lattice structure of low-latency switch units and a plurality of balanced connectors interfacing electronic edge nodes to diagonal subsets of said switch...
|
|
|
7583664 |
Techniques for transmitting and receiving traffic over advanced switching compatible switch fabrics
Techniques for transmitting SONET/SDH traffic over an Advanced Switching compatible switch fabric. In one implementation, SONET/SDH traffic may be aggregated and encapsulated into Advanced...
|
|
|
7577133 |
Scalable central memory switching fabric
A system receives a set of datagrams and forms frames based on the datagrams, where at least one of the frames includes data associated with multiple ones of the datagrams. The system writes the...
|
|
|
7554975 |
Protocol agnostic switching
In one embodiment, an apparatus comprises a switch fabric, an adaptation processor to append a length field to a received packet, and a switch fabric to use information in the length field to...
|
|
|
7539183 |
Multi-service platform system and method
A multi-service platform system ( 100, 200 ) including a VMEbus network ( 102 ) and a switched fabric network ( 104 ) wherein the VMEbus network ( 102 ) and the switched fabric network ( 104 )...
|
|
|
7539181 |
Balanced bufferless switch
A high capacity distributed switching system comprises electronic edge nodes connected to a balanced bufferless switch which may be electronic or optical. The balanced bufferless switch comprises a...
|
|
|
7457285 |
TDM switching system and ASIC device
In one embodiment, a switching system includes a backplane and multiple cards that each support multiple ASIC devices. Each ASIC device is associated with a subset of the network interfaces...
|
|
|
7450575 |
Low redundancy data RAM architecture for monolithic time-space switches
A non-blocking time and space switch is provided, based on specific memory method functions, called replica representatives, which shows a much lower data redundancy compared with the common RAM...
|
|
|
7362750 |
Switch module architecture
A switching module has external ports for sending and receiving data packets and mesh interfaces for internal mesh connections with other modules. A switching engine directs packets to one or other...
|
|
|
7352766 |
High-speed memory having a modular structure
A high-speed memory is provided, the memory having a write port and a read port and comprised of the following: a plurality of N memory modules for storing fixed size cells, which are segments of a...
|
|
|
7330428 |
Grooming switch hardware scheduler
A hardware scheduler for a grooming switch with at least three switching stages accumulates a list of connection requests that cannot be granted given currently granted connection assignments. At a...
|
|
|
7325082 |
System and method for guaranteeing transactional fairness among multiple requesters
A system and method for guaranteeing transactional fairness among multiple requesters contending for a common resource in a cache-coherent multiprocessor system is described. Batch processing is...
|
|
|
7315540 |
Random access memory based space time switch architecture
A data switching circuit ( 10 ). The data switching circuit comprises at least one input ( 10 in ) for receiving during a same time period a plurality of data streams (ICH 0 -ICH 127 ). Each of the...
|
|
|
7310319 |
Multiple-domain processing system using hierarchically orthogonal switching fabric
A multiple-domain processing system includes a multi-dimensional switching fabric to provide intra-domain and inter-domain communication within the system.
|
|
|
7304988 |
Technique for building a large single-stage cross-connect using multiple devices without interleaving
A digital cross-connect switching system that has a single-stage architecture, a scalable bandwidth, and reduced connection memory storage requirements. The scalable bandwidth digital cross-connect...
|
|
|
7266128 |
Time-slot interchange switches having efficient block programming and on-chip bypass capabilities and methods of operating same
Time-slot interchange (TSI) switches include a data memory having first entries therein that contain serial data received by the switch and a connection memory having second entries therein. When...
|
|
|
7260092 |
Time slot interchanger
A digital cross connect comprises plural switching stages. Each stage has plural switches which receive plural frames of time multiplexed input data and which switch the data in time and space....
|
|
|
7231469 |
Disk controller
A disk controller has a channel adapter having a connection interface to a host computer or a disk drive; a memory adapter for temporarily storing data to be transferred between the host computer...
|
|
|
7212523 |
Pipeline architecture for the design of a single-stage cross-connect system
An architecture for a high bandwidth digital cross-connect switching system that is internally non-blocking, has a simpler layout, and employs a reduced number of logic gates. The high bandwidth...
|
|
|
7177314 |
Transmit virtual concatenation processor
A transmit virtual concatenation processor for multiplexing channelized data onto a SONET/SDH frame is disclosed. The processor is scalable and is able to handle mapping a number of data channels...
|
|
|
7161910 |
Minimum cost routing based on relative costs of node resources
In a communications network, each network node includes a first module that handles a group of channels between its input and output ports as a route decision unit and a second module that handles...
|
|
|
7126959 |
High-speed packet memory
A high-speed packet memory is provided, the memory having a write port and a read port and comprised of the following: a plurality of N memory modules for storing fixed size cells, which are...
|
|
|
7106759 |
Network timing reference for an integrated services hub
A method and apparatus for synchronizing the sampling rate of digital cells in an integrated services hub. A timing signal is extracted from an asymmetric digital subscriber line. A phase-locked...
|
|
|
7072334 |
Physical implementation of switching fabrics constructed from recursive 2-stage interconnection
Physical implementation of the switching fabric of a massive broadband switching network constructed from recursive 2-stage interconnection. The recursive 2-stage construction is realized through a...
|
|
|
7065073 |
Self-routing control mechanism over multistage interconnection networks of concentrators
Application of the technique of statistical line grouping to banyan-type networks to practically alleviate the problems of output contention, traffic fluctuation, burstiness, and so forth without...
|
|
|
7002918 |
Method and apparatus for real time scheduling in a satellite communications network
A method and apparatus for scheduling, in real-time, the order in which data packets from multiple uplink channels are organized in a downlink channel of a satellite communications network. The...
|
|
|
6993017 |
Switch apparatus
The present invention refers to an apparatus for time and space switching data from a first and a second input signal to a first and a second output signal, said apparatus comprising at least four...
|
|
|
6987760 |
High speed network processor
A Network Processor (NP) is formed from a plurality of operatively coupled chips. The NP includes a Network Processor Complex (NPC) Chip coupled to a Data Flow Chip and Data Store Memory coupled to...
|
|
|
6973372 |
Drive unit and method for using the drive unit to control a machine tool
A drive unit for a machine, in particular a machine-tool, robot and the like, is described. The drive unit has several components, and each component has at least one associated component-specific...
|
|
|
6957246 |
Buffer status in an asymmetrical gap environment
A method for determining a status of a buffer for use in converting between a standard SONET and a non-standard SONET frame is presented. The method determines the buffer's almost empty or almost...
|
|
|
6956851 |
Crossbar subsystem and method
A system is disclosed for routing data cells from at least one of a plurality of source port processors to at least one destination port processor. Such a system contemplates each cell comprising a...
|
|
|
6954457 |
Conditionally nonblocking switch of the circular expander type
Broadband switching including the implementation of and control over a massive sub-microsecond switching fabric. To effect the attributes of the switching fabric, conditionally nonblocking...
|
|
|
6947439 |
Ethernet cross point switch with reduced connections by using dual control to the cross points in the switch
One embodiment of the present invention is an arrangement for establishing connectivity between the inputs and outputs of n ports in a switching system includes first and second matrices of cross...
|
|
|
6947413 |
Switching apparatus, communication apparatus, and communication system
A switching apparatus that is used for high-speed large-capacity routing and a communication apparatus and communication system that are used for an efficient recursive multicast. A matrix switch...
|
|
|
6940850 |
Add/drop cross connection apparatus for synchronous digital hierarchy
An add/drop cross connection apparatus of an SDH system, comprises an aggregate unit matching device for providing matching with the aggregate units, a higher order path connection circuit for...
|
|
|
6920131 |
Global distributed switch
A flexible global distributed switch adapted for wide geographical coverage with an end-to-end capacity that scales to several Petabits per second (Pb/s), while providing grade-of-service and...
|
|
|
6901070 |
Dynamically programmable integrated switching device using an asymmetric 5T1C cell
A switching element including first, second and third ports each comprising a plurality of lines is disclosed. A first memory cell includes a storage element, a first pass gate for selectively...
|
|
|
6885663 |
Time/space switching component with multiple functionality
A time/space switching component is provided with multiple functionality that includes a time switching unit, of a space switching unit of a data channel sequence correction unit and of a control...
|
|
|
6870838 |
Multistage digital cross connect with integral frame timing
A digital cross connect comprises plural switching stages. Each stage has plural switches which receive plural frames of time multiplexed input data and which switch the data in time and space....
|
|
|
6865179 |
Apparatus and method for synchronous and asynchronous transfer mode switching of ATM traffic
A hybrid telecommunications switch includes synchronous transfer mode (STM) and asynchronous transfer mode (ATM) switch fabrics, and a controller. The controller is configured to separate incoming...
|
|
|
6864788 |
Actuator controller for selecting a communication language
An embodiment of the invention is an actuator controller for use in an actuator assembly. The actuator controller includes a processor for controlling an actuator associated with the actuator...
|
|
|
6834049 |
Layouts for an integrated circuit to perform time and space switching of SONET framed data
Methods and apparatuses for laying out an integrated circuit include a first plurality of I/O ports that are positioned along the first side, a plurality of queues that are coupled to the first...
|
|
|
6834041 |
Apparatus and method for monitoring the switching paths of a time/space coupling network
An apparatus and a method are provided for monitoring the switching paths of a time/space coupling network in a coupling network (SN), having an originating address generator (UAG) for generating...
|
|
|
6804231 |
Input distribution type packet switch network and an input distribution type packet switch
An input distribution packet switch network includes a plurality of 2×2 switch elements and packet input modules for the switch network. The switch elements are arranged in multistage and...
|
|
|
6785269 |
Control interface unit for realizing a simultaneous controlling of at least two logical units and appertaining method
A control interface unit ( 1 ) for the realization of a simultaneous controlling of at least two logical units is provided, as well as an appertaining method, in which a control field evaluation...
|
|
|
6763030 |
Simplified switching hub for data communication networks
An apparatus for interconnecting a plurality of data communication network segments. The apparatus includes a switching mechanism placed between the output circuitry and the physical transmission...
|
|
|
6754208 |
Traffic spreading to reduce blocking in a groomed CLOS communication switch
A method and apparatus are disclosed for spreading the component signals of a groomed input circuit through a three-stage CLOS switch network. The spreading algorithm includes sequentially...
|
|
|
6754206 |
Distributed telecommunications switching system and method
A distributed telecommunications switching subsystem ( 100 ) receives and distributes data packets passed between a plurality of switching subsystems or channel banks ( 102, 104, 106 ) and a data...
|
|
|
6744760 |
Node configurations within communication systems
A communication node to be implemented within an optical fiber communication system is described that consists of a number of individual cards inserted within a node shelf. Each card is a...
|
|
|
6721311 |
Self-routing permutation networks based on de Bruijn digraphs
Permutation networks based on de Bruijn digraphs exhibit constant control complexity (wide sense non-blocking) and constant control complexity (self-routing). The cost in terms of the cross-points...
|