|
Match
|
Document |
Document Title |
|
|
6654270 |
Directional coupling memory module
Conventionally, wiring length occupied by a directional coupler decides intervals between modules connected to a bus, and those intervals can not be shortened furthermore. Accordingly, the...
|
|
|
6642611 |
Storage apparatus, card type storage apparatus, and electronic apparatus
A storage apparatus 10 is disclosed, that comprises a wiring substrate 11 having a first surface and a second surface, a flat type external connection terminal 12 a disposed on the first...
|
|
|
6639309 |
Memory package with a controller on one side of a printed circuit board and memory on another side of the circuit board
A memory chip package with a controller die on a first side of a printed circuit board and a memory die on a second side of the same printed circuit board. The memory chip package is integrated...
|
|
|
6628528 |
Current sharing in memory packages
A method including routing a signal from a memory device on an integrated circuit in a package to a memory module, and returning the signal to a reference line in the package between the memory...
|
|
|
6628536 |
Semiconductor memory device
A semiconductor memory device with a high-capacity memory cell array includes a plurality of global word lines per memory cell row of the memory cell array. The global word lines are formed in two...
|
|
|
6625687 |
Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
A plurality of memory modules interface through a daisy-chain providing a point-to-point connection for each memory module. The first and the last memory module in the daisy chain each connect to a...
|
|
|
6601139 |
Information processing method and apparatus using a storage medium storing all necessary software and content to configure and operate the apparatus
An information processing apparatus and method operate using a removable medium such as a removable disk on which all necessary software and content are recorded. The information processing...
|
|
|
6594171 |
Memory systems and methods of making the same
Memory systems and methods of making the same are described. In one aspect, a memory system may includes multiple memory layers that may be identical when manufactured and may be readily customized...
|
|
|
6594727 |
Entertainment system which includes an information processing unit capable of communicating with detachable portable storage device even after insertion of a different portable storage device
A portable storage device is detachably connectable to an information processing unit such that when a file management system is loaded into a main storage device of the portable storage device, a...
|
|
|
6578175 |
Method and apparatus for evaluating and correcting errors in integrated circuit chip designs
A process for evaluating and correcting virtual integrated circuit designs includes a method and apparatus for determining a ratio of an amount of material, i.e. polysilicon or metal, in any given...
|
|
|
6556496 |
Semiconductor configuration with optimized refresh cycle
A semiconductor configuration is described and has a temperature sensor, which measures a temperature of a semiconductor module. The measured temperature is provided to a control unit, so that the...
|
|
|
6556467 |
Gate voltage testkey for isolation transistor
A semiconductor memory architecture is provided where isolation between adjacent memory cell pairs is accomplished by using an isolation transistor incorporating a programmable gate voltage to...
|
|
|
6550011 |
Media content protection utilizing public key cryptography
A system and method for providing protection of content which may be transmitted over unsecure channels, including storage and transmission in bulk media, transmission over a network such as the...
|
|
|
6549443 |
Single event upset resistant semiconductor circuit element
A single event upset (SEU) resistant semiconductor circuit element and a method of making are provided by the invention. The single event upset resistant semiconductor circuit element includes a...
|
|
|
6545891 |
Modular memory device
A modular memory device includes a support element, a memory unit comprising a three-dimensional memory array carried by the support element, a device interface unit carried by the support element...
|
|
|
6545896 |
Storage pack for use in high performance systems
A memory housing is provided comprising at least one memory device positioned within the housing, the at least one memory device having a performance parameter responsive to an environmental...
|
|
|
6545895 |
High capacity SDRAM memory module with stacked printed circuit boards
The present invention is a family of memory modules. In one embodiment a memory module with granularity, upgradability, and a capacity of two gigabytes uses 256 MB SDRAM or DDR SDRAM memory devices...
|
|
|
6542393 |
Dual-bank memory module with stacked DRAM chips having a concave-shaped re-route PCB in-between
A memory module has memory chips in stacks. The lower memory chip in a stack has pins that are soldered to pads on the module substrate. A hollowed printed-circuit board (PCB) has a hollow opening...
|
|
|
6535411 |
Memory module and computer system comprising a memory module
A memory module has one or more memory devices, a clock generator providing clocking signals, and a clocking topology providing the clocking signals to the memory devices(s).
|
|
|
6535422 |
Nonvolatile memory system
The present invention provides a nonvolatile memory system whose storage capacity can be easily changed. The nonvolatile memory system comprises plural memory modules, a controller for controlling...
|
|
|
6519172 |
Apparatus for on-board programming of serial EEPROMS
A memory module is described which can be programmed with module information, identifying the type and size of the memory module, after completed assembly of the memory module. The memory module...
|
|
|
6510100 |
Synchronous memory modules and memory systems with selectable clock termination
The invention encompasses memory systems and/or memory modules which allow selectable clock termination between the clock/clock buffer and components of the memory modules. The invention provides a...
|
|
|
6504746 |
High-density low-cost read-only memory circuit
A high-density low-cost read-only memory circuit is disclosed. Within the memory circuit, a passive device chip, including only passive devices is configured to form a read-only memory array; and...
|
|
|
6501667 |
Data writing system
A data writing system capable of writing data in at least one electrically rewritable ROM mounted on target board, comprising: a transportation unit for transporting the target board to a...
|
|
|
6493250 |
Multi-tier point-to-point buffered memory interface
Methods and apparatus for a memory system using a branching point-to-point memory bus architecture are disclosed. In one embodiment, a primary memory controller maintains a point-to-point bus...
|
|
|
6487105 |
Test circuit for semiconductor integrated circuit which detects an abnormal contact resistance
There is provided a semiconductor integrated circuit having a multi level interconnect structure comprising: a first wiring connected to a transistor region formed in a semiconductor substrate; an...
|
|
|
6459625 |
Three metal process for optimizing layout density
The present invention discloses a method and system to optimize electrical interconnection of electrical components in a periphery area of a memory device thereby minimizing the periphery area. The...
|
|
|
6452828 |
Dynamic random access memory (DRAM) having a structure for emplying a word line low voltage
Disclosed is a dynamic random access memory (DRAM) device having word line low voltage supply lines for driving word lines in a mesh structure. The DRAM device includes a plurality of cell arrays...
|
|
|
6442057 |
Memory module for preventing skew between bus lines
A memory module for preventing skew between bus lines is provided. The memory module includes a printed circuit board, memory chips, module tabs and bus lines. The memory chips are disposed on the...
|
|
|
6438014 |
High speed access compatible memory module
A module substrate has a plurality of module data terminal pairs individually provided in association with respective chip data terminals in a plurality of memory chips, and a plurality of module...
|
|
|
6438015 |
Semiconductor memory device and memory system for improving bus efficiency
Disclosed is a memory device, comprising a memory controller, a clock input pin for receiving a clock signal, a first chip selection signal input pin for receiving a first chip selection signal for...
|
|
|
6414869 |
Quad in-line memory module
A quad in-line memory module (QIMM) includes a circuit board having top and bottom edge connectors and a number of memory devices mounted on each side of the circuit board. Generally, half of the...
|
|
|
6404662 |
Rambus stakpak
The RAMBUS compatible configuration of the present invention is achieved by stacking one of the two modules in the stacked configuration in an upside-down position with respect to the other. This...
|
|
|
6385073 |
Integrated circuit device with expandable nonvolatile memory
Disclosed is an integrated circuit device with expandable nonvolatile memory characterized in that a control unit and a voltage generator for memory operation are independently integrated into a...
|
|
|
6376914 |
Dual-die integrated circuit package
A diual-die integrated circuit package having two integrated circuit chips “flip chip” attached to each other and with one of the chips being aligned at a specified angle in relation to the...
|
|
|
6373768 |
Apparatus and method for thermal regulation in memory subsystems
A memory system configured to provide thermal regulation of a plurality of memory devices is disclosed. The memory system comprises a memory module having a plurality of memory devices coupled to a...
|
|
|
6370053 |
Memory address driver circuit
A memory address driver circuit with memory module slots on a computer main board that can be divided into two groups. One group of memory module slots includes the slots whose trace line to a...
|
|
|
6366487 |
Plurality of integrated circuit chips
A package according to the invention comprises at least two integrated circuit (IC) chips encapsulated therein. Each of the IC chips has its option pad, and the option pads of the IC chips are...
|
|
|
6362996 |
Terminating circuit module used in a computer system
A terminating circuit module and a computer system using the same, in which a voltage regulator and a plurality of pull-up resistors can be provided on the terminating circuit module by the...
|
|
|
6343030 |
Semiconductor device and pin arrangement
A semiconductor device connected to at least one semiconductor device of the same type. The semiconductor device includes first pins, provided on a first side of the semiconductor device, for...
|
|
|
6330627 |
System for fast data transfer between memory modules and controller using two clock lines each having a go line portion and a return line portion
Memory modules and a controller are arranged and two clock lines are provided to go and return along the arrangement of the memory modules and the controller. A first basic clock and a second basic...
|
|
|
6327168 |
Single-source or single-destination signal routing through identical electronics module
This abstract is being provided in accordance with the provisions of Section 1.72 of the Rules of Practice in Patent and Trademark Cases (37 CFR). The applicant intends that this abstract be used...
|
|
|
6324089 |
Actuators remotely controlled by transmitters possessing an identity number
An assembly comprising at least one device remotely controlled by at least one transmitter (ESA, ESB) possessing an identity number capable of transmitting a signal consisting of a frame containing...
|
|
|
6317358 |
Efficient dual port DRAM cell using SOI technology
A dual port memory cell having reduced architecture utilizing silicon on insulator is provided. Each storage capacitor has respective access transistors, for connecting the storage capacitor to two...
|
|
|
6317352 |
Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
A plurality of memory modules interface through a daisy-chain providing a point-to-point connection for each memory module. The first and the last memory module in the daisy chain each connect to a...
|
|
|
6311241 |
Method and configuration for transferring programs
A method for transferring programs to an electronic unit, in which the program to be transferred is stored on a plug-in device. The program is transferred to the electronic unit after the plug-in...
|
|
|
6311286 |
Symmetric multiprocessing system with unified environment and distributed system functions
The invention is directed to a memory controller for use with memory having varying timing characteristics. In particular, the timing characteristics of the various memory devices are determined...
|
|
|
6310794 |
Upgradable storage system
The present disclosure relates to an upgradable storage system. The storage system comprises a memory device compartment that is adapted to receive memory devices in a stacked orientation, and at...
|
|
|
6304478 |
Layout for a semiconductor memory
The invention pertains to a layout for a semiconductor memory with multiple memory cells. The layout according to this invention takes into account the "design rules" specified by the manufacturing...
|
|
|
6301167 |
Apparatus for testing semiconductor memory
An apparatus for testing a semiconductor memory is disclosed, which includes a power control module for varying an output voltage of the power supply unit and supplying to the semiconductor memory...
|