|
Match
|
Document |
Document Title |
|
|
7430676 |
Method and apparatus for changing the clock frequency of a memory system
One embodiment of the present invention provides a system that facilitates changing a clock frequency in a memory system. During operation, the system receives a command to change the clock...
|
|
|
7430149 |
Semiconductor device
There is provided a semiconductor device supplied with internal power generated by an internal power generation circuit to perform a stable operation and, also, suppress power consumption. A...
|
|
|
7430148 |
Volatile memory elements with boosted output voltages for programmable logic device integrated circuits
Integrated circuits are provided that have memory elements. The memory elements produce output signals. The integrated circuits may be programmable logic device integrated circuits containing...
|
|
|
7428177 |
Reference potential generating circuit and semiconductor memory device having the same
A reference potential generating circuit has a current mirror amplifier (CM 11 ) supplied with an input reference potential and a feedback level, an output transistor (QP 11 ) supplied with an...
|
|
|
7428176 |
Charge pump for programmable semiconductor memory
A depletion type active capacitor may transfer charge from an oscillator to an address line that needs to be boosted for programming. Such a charge pump may be useful in semiconductor memories such...
|
|
|
7428164 |
Semiconductor memory device
When threshold voltages of constituent transistors are reduced in order to operate an SRAM circuit at a low voltage, there is a problem in that a leakage current of the transistors is increased...
|
|
|
7427031 |
Semiconductor memory device
A semiconductor memory device including a flash memory and a RAM incorporating a pseudo-SRAM contained in an MCP, has an internal transfer control signal for controlling internal data transfer...
|
|
|
7426152 |
Semiconductor memory device and semiconductor device
A technology capable of improving the yield by the trimming of internal properties of a semiconductor device is provided. A semiconductor device is provided with an internal voltage step-down...
|
|
|
7426151 |
Device and method for performing a partial array refresh operation
An internal voltage generator includes a control section and a switchable internal voltage generating circuit. The control section generates a control signal in response to a bank activation...
|
|
|
7426147 |
Power supply voltage control circuit
A power supply voltage control circuit supplying a power supply voltage to a memory cell array, including word lines extending along row direction, bit lines extending along column direction, plate...
|
|
|
7424629 |
Data controlled power supply apparatus
A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus....
|
|
|
7423899 |
SRAM device having forward body bias control
A SRAM device is provided having a plurality of memory cells. Each memory cell may include a plurality of transistors coupled in a cross-coupled inverter configuration. An NMOS transistor may be...
|
|
|
7420866 |
Method and system of operating mode detection
A system and method of providing a voltage to a non-volatile memory is disclosed. The system includes an output pin to provide an output voltage to a non-volatile memory. The system also includes a...
|
|
|
7420834 |
Semiconductor integrated circuit device
The invention provides a semiconductor integrated circuit device provided with an SRAM that satisfies the requirements for both the SNM and the write margin with a low supply voltage. The...
|
|
|
7420831 |
Semiconductor chip and semiconductor chip package comprising semiconductor chip
Embodiments of the invention provide a semiconductor chip and a semiconductor chip package comprising a semiconductor chip. In one embodiment, the invention provides a semiconductor chip comprising...
|
|
|
7418612 |
Semiconductor device with a power down mode
The semiconductor device with the power down mode includes a power down detecting block for generating a power down mode signal by detecting if the power down mode is activated, a power source...
|
|
|
7417913 |
Fuse cell having adjustable sensing margin
An apparatus, a method, and a system for fuse cells are disclosed herein. In various embodiments, a fuse cell may include circuitry to adjust a sensing margin. A fuse cell may include first and...
|
|
|
7417889 |
Independent-gate controlled asymmetrical memory cell and memory using the cell
Techniques are provided for employing independent gate control in asymmetrical memory cells. A memory circuit, such as an SRAM circuit, can include a number of bit line structures, a number of word...
|
|
|
7414912 |
Semiconductor flash memory
A semiconductor flash memory includes an erase/write control unit that, when performing an erase/write operation of read memory cells, reads and senses memory current of the read memory cells for...
|
|
|
7414908 |
Magnetic memory device
A Magnetic Random Access Memory (MRAM), in which very little current flows through MTJ elements and very little voltage is applied across them, the MRAM being provided with sense-amplifiers capable...
|
|
|
7414890 |
Semiconductor device including a high voltage generation circuit and method of a generating high voltage
A semiconductor memory device comprises a first pump clock generator configured to generate a first pump clock signal based on a first power supply voltage. The device also comprises a first charge...
|
|
|
7411856 |
Semiconductor device with improved power supply arrangement
A synchronous DRAM is provided which includes arrangements for operations of power supply circuitry based upon whether the DRAM is in a power down mode or not. In one embodiment, a first power...
|
|
|
7411855 |
Semiconductor device with improved power supply arrangement
A synchronous DRAM is provided which includes arrangements for operations of power supply circuitry based upon whether the DRAM is in a power down mode or not. In one embodiment, a first power...
|
|
|
7411854 |
System and method for controlling constant power dissipation
A method for controlling the constant power dissipation of a memory cell includes initially measuring the resistance of the memory cell, and subsequently controlling a source to apply a variable...
|
|
|
7411853 |
Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits
Integrated circuits are provided that have volatile memory elements. The memory elements produce output signals. The integrated circuits may be programmable logic device integrated circuits...
|
|
|
7411847 |
Burn in system and method for improved memory reliability
The present invention relates to a system and method for applying a stress to a hierarchical memory structure in parallel, testing the memory structure for weak defects. The present invention...
|
|
|
7411805 |
Semiconductor integrated circuit device
A clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal...
|
|
|
7408831 |
Semiconductor device including voltage level conversion output circuit
A semiconductor device for easily changing an operating voltage of an I/O circuit. The I/O circuit includes a first I/O cell, which operates with a first high-potential power supply, and a second...
|
|
|
7408830 |
Dynamic power supplies for semiconductor devices
This invention discloses a power supply management circuit which comprises at least one switching circuit coupled between a power supply and a power recipient circuit, and at least one voltage...
|
|
|
7408829 |
Methods and arrangements for enhancing power management systems in integrated circuits
Methods and arrangements to configure power management systems for integrated circuits are provided herein. A group of IC components that are functionally distinct or have mutually exclusive and/or...
|
|
|
7408818 |
Semiconductor device undergoing defect detection test
A semiconductor device has a first operation mode and a second operation mode in which power supply with a higher voltage value than that in the first operation mode is provided. The semiconductor...
|
|
|
7408817 |
Voltage generating circuit, semiconductor memory device comprising the same, and voltage generating method
A voltage generating circuit for a semiconductor memory device. The voltage generating circuit includes a multi-boosting unit for stepping up a power supply voltage, a transfer transistor connected...
|
|
|
7403441 |
Power management unit for a flash memory with single regulation of multiple charge pumps
A power management unit for a non-volatile memory device is proposed. The power management unit includes means for providing a reference voltage, resistive means for deriving a reference current...
|
|
|
7403435 |
Memory unit and semiconductor device
A memory unit that is capable of operating in a desired operation condition with less power consumption, and a semiconductor device using the memory unit. The memory circuit comprises a cell array...
|
|
|
7403420 |
Flash memory device and associated recharge method
A flash memory device comprises first and second mat structures connected to respective first and second high voltage lines, and a switch circuit connected between the first and second high voltage...
|
|
|
7403412 |
Integrated circuit chip with improved array stability
A multi-threshold integrated circuit (IC) that may be supplied by multiple supplies, with an array of latches such as an array static random access memory (SRAM) cells and a CMOS SRAM with improved...
|
|
|
7400544 |
Actively driven VREF for input buffer noise immunity
A memory device including a circuit for actively driving a reference voltage in a memory device is disclosed. A circuit integrated in a memory device and coupled to an external voltage source...
|
|
|
7397724 |
Word line decoder suitable for low operating voltage of flash memory device
Provided is a word line decoder suitable to a low operating voltage of a flash memory device. The word line decoder generates a block word line driving signal of a high voltage in response to a...
|
|
|
7397721 |
Standby leakage current reduction circuit and semiconductor memory device comprising the standby leakage current reduction circuit
Embodiments of the invention provide a standby leakage current reduction circuit and a semiconductor memory device comprising the standby leakage current reduction circuit. The invention provides a...
|
|
|
7397710 |
Internal voltage level control circuit and semiconductor memory device as well as method of controlling the same
There are provided a voltage level control circuit with a reduced power consumption and a method of controlling the same. When a signal āAā is in a āLā level and a signal PL entered from...
|
|
|
7397693 |
Semiconductor memory device with memory cells operated by boosted voltage
A memory using an SRAM memory cell intended for low-voltage operation is designed to decrease the threshold value of MOS transistors constituting the memory cell without substantial decrease in the...
|
|
|
7395445 |
Controller for power supplies
A state machine implemented controller is provided in which a logic core 20 is reconfigurable in response to state data held within a memory 22 . Thus, on transition from one state to a next...
|
|
|
7394705 |
Internal voltage supplier for memory device
Disclosed is an internal voltage supplier for the memory device, the internal voltage supplier comprising: a first switching means for selecting one of a first voltage generated from an interior of...
|
|
|
7392444 |
Non-volatile memory evaluating method and non-volatile memory
The present method generates a greater number of hot holes than those generated by normal write/erase operations, thereby making it possible to evaluate an operation of a non-volatile memory with...
|
|
|
7391667 |
Semiconductor integrated circuit
An apparatus is to reduce, during the standby time, the electric power caused by the leakage current flowing through a storage transistor in a 3-transistor dynamic cell. Source electrodes of...
|
|
|
7391666 |
DRAM power bus control
A dynamic random access memory (DRAM) is provided that has separate array and peripheral power busing to isolate array noise from peripheral circuits such as delay lock loops during row activations...
|
|
|
7391665 |
Process and temperature invariant power on reset circuit using a bandgap reference and a long delay chain
A power-on-reset circuit determines when it is safe for a programmable device to access configuration data from an associated non-volatile memory following a reset operation. The power-on-reset...
|
|
|
7391648 |
Low voltage sense amplifier for operation under a reduced bit line bias voltage
A regulated charge pump, regulated by a plurality of capacitor boost stages and separate from the memory device supply voltage (V cc ), generates a regulated voltage (V SA ) over a range of supply...
|
|
|
7388800 |
Memory control device having less power consumption for backup
When it is detected that the voltage of a main power supply is reduced below a predetermined value during a normal operation, a power controller switches a power supply for a DRAM from the main...
|
|
|
7388400 |
Semiconductor integrated circuits with power reduction mechanism
A semiconductor integrated circuit with an operating voltage having an absolute value is 2.5 V or below includes circuit blocks to which operation voltage is supplied by first and second power...
|