|
Match
|
Document |
Document Title |
|
|
7295478 |
Selective application of program inhibit schemes in non-volatile memory
A non-volatile memory system is programmed so as to reduce or avoid program disturb. In accordance with one embodiment, multiple program inhibit schemes are employed for a single non-volatile...
|
|
|
7289345 |
CAM circuit and output method thereof
A CAM circuit according to the present invention used for a cash memory and the like, wherein an address is obtained by designating a data, comprises a data compare unit for comparing a data stored...
|
|
|
7272057 |
Memory apparatus
A memory chip includes a main memory cell; a row-wise redundant memory cell and a column-wise redundant memory cell for relieving a defect existing in the main memory; an identification number...
|
|
|
7269078 |
Buffer circuit and memory system for selectively outputting data strobe signal according to number of data bits
Provided are a buffer circuit and a memory system for selectively outputting a data strobe signal according to the number of data bits. The buffer circuit includes a first buffer unit, a second...
|
|
|
7263020 |
Memory device capable of refreshing data using buffer and refresh method thereof
An integrated circuit memory device includes a plurality of memories and a refresh controller within a memory system. The refresh controller is configured to generate a refresh request signal. The...
|
|
|
7260001 |
Memory system having fast and slow data reading mechanisms
A memory for storing data comprising a fast data reading mechanism operable to sense one or more signal values dependent upon a data value stored in said memory so as to generate a first signal...
|
|
|
7257012 |
Nonvolatile semiconductor memory device using irreversible storage elements
A nonvolatile semiconductor memory device comprising a storage element which is programmed with information by varying electrical properties irreversibly, a selection switch connected in series to...
|
|
|
7257715 |
Semiconductor integrated circuit
A semiconductor integrated circuit including one or a plurality of external functional blocks; a nonvolatile memory having a logical content as to whether to validate or invalidate the external...
|
|
|
7251151 |
Non-volatile memory comprising means for distorting the output of memory cells
The present invention relates to a non-volatile memory comprising a memory array comprising functional memory cells and non-functional memory cells linked to at least one non-functional word line....
|
|
|
7251180 |
Semiconductor memory device
An apparatus a counter, storage units for storing count values interrupted by a row address whose refresh period is subject to change; comparator circuits for comparing the counter outputs and the...
|
|
|
7227801 |
Semiconductor memory device with reliable fuse circuit
A semiconductor memory device includes a plurality of first fuse latch circuits configured to provide redundancy to first addresses, a plurality of second fuse latch circuits configured to provide...
|
|
|
7224602 |
Semiconductor memory device and control method having data protection feature
A semiconductor device includes a first memory cell array that includes memory cells for storing data and is managed on a sector basis, a second memory cell array including memory cells storing...
|
|
|
7218552 |
Last-first mode and method for programming of non-volatile memory with reduced program disturb
A non-volatile memory is programmed in a manner which reduces the incidence of program disturb for inhibited memory elements which undergo boosting to reduce program disturb, but which experience...
|
|
|
7215589 |
Semiconductor memory device that requires refresh operations
A semiconductor memory device includes a refresh counter that outputs an address of a word line to be refreshed, a ROM circuit that stores a relevant address related to a refresh defective address,...
|
|
|
7206235 |
Apparatus for controlled programming of non-volatile memory exhibiting bit line coupling
The effects of bit line-to-bit line coupling in a non-volatile memory are addressed. An inhibit voltage is applied on a bit line of a storage element to be programmed to inhibit programming during...
|
|
|
7206250 |
Method for storing data blocks in a memory
A method for storing of a plurality of data blocks in a digital rewritable memory of semiconductors controlled by a memory manager and includes the steps of: randomly determining an available area;...
|
|
|
7199603 |
Increment/decrement, chip select and selectable write to non-volatile memory using a two signal control protocol for an integrated circuit device
An integrated circuit having a device with an adjustable parameter utilizes a two signal control protocol to select the device, perform an up/down or increment/decrement of the parameter value with...
|
|
|
7187600 |
Method and apparatus for protecting an integrated circuit from erroneous operation
A data processing system ( 10 ) has an embedded non-volatile memory ( 22 ) that is programmed and erased by use of a high voltage provided by a charge pump ( 78 ). In order to prevent the...
|
|
|
7187609 |
Self refresh circuit of PSRAM for real access time measurement and operating method for the same
A self refresh circuit includes a refresh control unit and an internal refresh circuit. The refresh control unit generates a refresh control signal based on a refresh period pulse when a MRS (Mode...
|
|
|
7184319 |
Method for erasing non-volatile memory cells and corresponding memory device
The invention relates to a method for erasing non-volatile memory cells, and to a corresponding non-volatile memory device of the programmable and electrically erasable type implementing the...
|
|
|
7180822 |
Semiconductor memory device without decreasing performance thereof even if refresh operation or word line changing operation occur during burst operation
A semiconductor memory device, in which a burst operation is performed using a memory core, has a read/write trigger signal generating circuit and a read/write signal generating circuit. The...
|
|
|
7177187 |
Semiconductor device having a nonvolatile memory array and an authentication circuit arranged in a vertical stack configuration
A data processor includes an authentication circuit for judging access right. The data processor further includes a nonvolatile memory cell array formed on an insulator film of a chip, and a...
|
|
|
7173873 |
Device and method for breaking leakage current path
A device and a method for breaking the leakage current path, wherein the leakage current is caused by a defect in a memory cell of a memory array, are provided. The device includes a column...
|
|
|
7170793 |
Programming inhibit for non-volatile memory
A non-volatile memory system is programmed so as to reduce or avoid program disturb. In accordance with one embodiment, the storage elements of a NAND string are partitioned into at least two...
|
|
|
7170788 |
Last-first mode and apparatus for programming of non-volatile memory with reduced program disturb
A non-volatile memory is programmed in a manner which reduces the incidence of program disturb for inhibited memory elements which undergo boosting to reduce program disturb, but which experience...
|
|
|
7167390 |
Storage device with resistive memory cells enduring repetitive data writing
A storage device comprises a memory element and an applying unit for applying a voltage to the memory element wherein the memory element changes its characteristic to record thereon information...
|
|
|
7164610 |
Microcomputer having a flush memory that can be temporarily interrupted during an erase process
A microcomputer with a built-in non-volatile semiconductor memory, which can automatically perform a work of temporarily interrupting automatic writing or automatic erase and accepting an...
|
|
|
7155589 |
Permanent memory block protection in a flash memory device
A secure command is entered into a Flash memory device. A control data word is written to the memory device to specify which blocks of memory are to be permanently secured against write and erase...
|
|
|
7142452 |
Method and system for securing data in a multi-time programmable non-volatile memory device
A method and system for storing secure data in a multi-time programmable, non-volatile electrically-alterable memory device are disclosed. Accordingly, in an embodiment, a memory device may include...
|
|
|
7126836 |
Semiconductor device, system device using it, and manufacturing method of a semiconductor device
To reduce the size and the power consumption of a semiconductor device. A first circuit having a prescribed circuit function is provided. A second circuit which can be connected to the first...
|
|
|
7123526 |
Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
A semiconductor device of this invention includes an initialization circuit for initializing a predetermined circuit in accordance with the level of a power source voltage, and a status setting...
|
|
|
7123520 |
Buffer circuit and memory system for selectively outputting data strobe signal according to number of data bits
Provided are a buffer circuit and a memory system for selectively outputting a data strobe signal according to the number of data bits. The buffer circuit includes a first buffer unit, a second...
|
|
|
7102959 |
Synchronous semiconductor memory device of fast random cycle system and test method thereof
An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal,...
|
|
|
7099207 |
Semiconductor memory device and method for masking predetermined area of memory cell array during write operation
A semiconductor device includes a memory cell array, including at least one of a plurality of memory cells storing program data received from a flash memory, a row address buffer, which receives a...
|
|
|
7093091 |
Selectable block protection for non-volatile memory
A semiconductor non-volatile memory device, particularly a flash memory array, having a chip configuration with a plurality of pins including a write protect pin, a serial in pin and an optional...
|
|
|
7091740 |
Write protection using a two signal control protocol for an integrated circuit device having parameter change capability, chip select and selectable write to non-volatile memory
An integrated circuit having a device with an adjustable parameter utilizes a two signal control protocol to select the device, change the parameter value with or without saving the parameter value...
|
|
|
7092314 |
Semiconductor memory device invalidating improper control command
A control circuit in a semiconductor memory device accessing a memory cell for a plurality of cycles includes an internal command generating circuit and a mask signal generating circuit. Upon...
|
|
|
7088635 |
Bank based self refresh control apparatus in semiconductor memory device and its method
A partial array self refresh (PASR) control apparatus for use in a semiconductor memory device having a plurality of banks includes: a bank deselection unit having a plurality of bank deselection...
|
|
|
7089427 |
Security system method and apparatus for preventing application program unauthorized use
A semiconductor storage device includes a program ROM and a flash memory, and the program ROM includes a program data storing area and a dummy data storing area, and the flash memory includes a...
|
|
|
7079429 |
Semiconductor memory device
There is provided a semiconductor memory device in which data, stored in a unit data storage section configured by one or more data storage elements, is erased to be formed into a specific erasure...
|
|
|
7068550 |
4-bit prefetch-type FCRAM having improved data write control circuit in memory cell array and method of masking data using the 4-bit prefetch-type FCRAM
In a prefetch-type FCRAM having an improved data write control circuit and a method of masking data using the prefetch-type FCRAM, the prefetch-type FCRAM includes a command decoder, a row decoder,...
|
|
|
7068538 |
Memory circuit with non-volatile identification memory and associated method
A memory circuit comprising a memory area for storing data, a non-volatile memory area for storing at least one identification code, and a pin for storing the identification code in the...
|
|
|
7064988 |
Synchronous semiconductor memory device of fast random cycle system and test method thereof
An FCRAM includes first to third circuits. The first circuit generates a first signal based on a command detection signal. The second circuit is configured to receive the command detection signal,...
|
|
|
7064971 |
Methods for saving power and area for content addressable memory devices
Using 6 transistor memory cell to replace prior art 10 transistor binary content addressable memory (CAM) cells, and using 10 transistor ternary CAM (TCAM) cell to replace prior art 16 transistor...
|
|
|
7061792 |
Low AC power SRAM architecture
In a SRAM structure, power consumption is reduced by providing a structure which allows specific memory cells to be selected using word lines and column select lines, and reducing the load on the...
|
|
|
7046570 |
Programmable logic devices optionally convertible to one time programmable devices
Programmable logic devices (PLDs) that can be repeatedly erased and reprogrammed, e.g., during the testing and/or design phases, and then converted to one-time programmable (OTP) devices on a...
|
|
|
7038953 |
Memory interface control circuit and memory interface control method
According to one embodiment, one variable delay circuit adjusts a data strobe signal to be delayed, a control circuit generates an auxiliary signal, another variable delay circuit adjusts the...
|
|
|
7035964 |
Method and device for securing data when altering the storage contents of control units
Methods of securing the erasing and/or programming or reprogramming of data and/or programs in a memory of a computer, in particular a control unit in a motor vehicle, are described. In...
|
|
|
7035152 |
System and method for redundancy memory decoding
A redundancy system for disabling access to normal memory elements when memory addresses corresponding to those normal memory elements match programmed redundancy addresses before the memory...
|
|
|
7028149 |
System and method for resetting a platform configuration register
A method and apparatus for resetting and modifying special registers in a security token is described. In one embodiment, a register may be reset when a reset flag is true when a special...
|