Match Document Document Title
9042192 Semiconductor device and semiconductor system including the same  
A semiconductor device includes two or more memory chips electrically coupled. Each of the memory chips includes global lines, a MUX unit, a selection unit, and an output unit. The global lines...
9042160 Memory device with resistive random access memory (ReRAM)  
A method includes, in a data storage device that includes a non-volatile memory and a resistive random access memory (ReRAM) on the same die, receiving data from a memory controller via a bus. The...
9036433 Data transfer circuit and memory including the same  
A data transfer circuit includes a plurality of first lines, a second line suitable for receiving data from a first line selected among the first lines, a third line suitable for transferring data...
9030882 Apparatuses and methods including memory array data line selection  
Some embodiments include an apparatus having data lines coupled to memory cell strings and a selector configured to selectively couple one of the data lines to a node. The memory cell strings and...
9030859 Three dimensional non-volatile storage with dual layers of select devices  
A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to a voltage difference being applied across them. Memory elements are...
9025378 Semiconductor memory device  
A semiconductor memory device has a memory block including memory strings with first and second selection transistors at opposite ends of the memory strings. A bit line is connected to the first...
9025391 Circuit arrangement and method for operating a circuit arrangement  
A circuit arrangement, having a plurality of electronic components; a plurality of first access lines and second access lines, wherein each electronic component is coupled with at least one first...
9019779 Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules  
A layout for simultaneously sub-accessible memory modules is disclosed. In one embodiment, a memory module includes a printed circuit board having a plurality of sectors, each sector being...
9019777 Nonvolatile semiconductor memory device and operating method of the same  
According to one embodiment, a nonvolatile semiconductor memory device comprises a semiconductor substrate, and a memory cell which is arranged on the semiconductor substrate and comprises a...
9019788 Techniques for accessing memory cells  
Techniques for accessing memory cells are disclosed. In one particular embodiment, the techniques may be realized as an apparatus providing voltage to a high impedance node of a memory cell. The...
9019776 Memory access circuit for double data/single data rate applications  
A memory access circuit includes a write data circuit and a first write switch circuit. The write data circuit is used for receiving double data rate data or single data rate data, and outputting...
9013930 Memory device with interleaved high-speed reading function and method thereof  
A method includes steps of: providing a first memory cell array including a plurality of first word lines, wherein a plurality of first data are stored in the first memory cell array; providing a...
9007812 Memory device comprising a cell array overlapping a driver circuit  
An object of one embodiment of the present invention is to propose a memory device in which a period in which data is held is ensured and memory capacity per unit area can be increased. In the...
9007848 Volatile memory with a decreased consumption and an improved storage capacity  
A volatile memory includes volatile memory cells in which data write and read operations are performed. The memory cells are arranged in rows and in columns and are distributed in first separate...
9001548 Memory device interface methods, apparatus, and systems  
Apparatus and systems for memory system are provided. In an example, an interface chip can include a memory controller configured to couple to a processor and to couple to a plurality of stacked...
8988957 Sense amplifier soft-fail detection circuit  
A sense amplifier test circuit that may allow for detecting soft failures may include a voltage generator circuit, a sense amplifier, and a detection circuit. The voltage generator may be operable...
8982658 Scalable multi-bank memory architecture  
According to one general aspect, a method may include, in one embodiment, grouping a plurality of at least single-ported memory banks together to substantially act as a single at least dual-ported...
8982645 Semiconductor storage device  
A semiconductor includes a memory cell array including a plurality of memory cells. A first amplifier produces, when activated, a first data signal related to data stored in a selected first one...
8982644 Method and apparatus for memory control  
Aspects of the disclosure provide an integrated circuit (IC) that includes a processing unit and a signal-terminal matching circuitry. The processing unit is configured to communicate with an...
8982649 Systems and methods involving multi-bank, dual- or multi-pipe SRAMs  
Systems and methods are disclosed for increasing the performance of static random access memory (SRAM). Various systems herein, for example, may include or involve dual- or multi-pipe, multi-bank...
8971133 Memory device and method of operation of such a memory device  
A memory device having an array of memory cells connected to a core voltage level, and access circuitry used to perform a write operation in order to write data into a plurality of addressed...
8964490 Write driver circuit with low voltage bootstrapping for write assist  
Embodiments of a memory are disclosed that may allow for a negative boost of data lines during a write. The memory device may include a data input circuit, an address decode circuit and a...
8964485 Memory circuit with transistors having different threshold voltages and method of operating the memory circuit  
A memory circuit includes a memory cell, a data line coupled to the memory cell, a sense amplifier having an input terminal, a precharge circuit coupled to the input terminal of the sense...
8958252 Signal processing circuit  
To provide a signal processing circuit including a nonvolatile memory circuit with a novel structure, the signal processing circuit includes an arithmetic portion, a memory, and a control portion...
8953358 Memory device and method for driving memory device  
A memory device in which one memory cell can operate in both a single-level cell mode and a multi-level cell mode includes a signal transmission path for a multi-level cell mode in which a...
8953387 Apparatuses and methods for efficient write in a cross-point array  
A memory circuit, including a memory array (such as a cross-point array), may include circuit elements that may function both as selection elements/drivers and de-selection elements/drivers. A...
8953388 Memory cell assembly including an avoid disturb cell  
A memory array assembly and a method for performing a write operation without disturbing data stored in other SRAM cells are provided. The memory array assembly comprises a plurality of SRAM...
8953354 Semiconductor memory device and method of driving semiconductor memory device  
A semiconductor memory device includes a memory portion that includes i (i is a natural number) sets each including j (j is a natural number of 2 or larger) arrays each including k (k is a natural...
8953392 Latency control device and semiconductor device including the same  
A latency control device and a semiconductor device including the same are disclosed. The latency control device includes: a code setting unit configured to output a plurality of coding signals by...
8947954 Random access memory for use in an emulation environment  
A Random Access Memory (RAM) and method of using the same are disclosed. The RAM includes a plurality of memory cells arranged in columns and in rows with each memory cell coupled to at least one...
8947942 Semiconductor memory chip and multi-chip package using the same  
A semiconductor memory chip includes a first pad unit configured to receive a first data and a first strobe signal, and a first selection transfer unit configured to transfer the first data and...
8942049 Channel hot carrier tolerant tracking circuit for signal development on a memory SRAM  
An embodiment of the invention discloses an electronic device for reducing degradation in NMOS circuits in a tracking circuit. A first multiplexer selects, based on N bits from a row address in a...
8937845 Memory device redundancy management system  
A system for managing redundancy in a memory device includes memory arrays and associated periphery logic circuits, and redundant memory arrays and associated redundant periphery logic circuits....
8929153 Memory with multiple word line design  
Disclosed are various apparatuses and methods for a memory with a multiple read word line design. A memory may include a plurality of bit cells arranged in a row, a first read word line connected...
8923090 Address decoding circuits for reducing address and memory enable setup time  
A decoder circuit to decode an address for accessing a memory cell in a memory array includes address latch circuitry, inverter circuitry, and first address pre-decode circuitry. The address latch...
8923077 Semiconductor device operates on external and internal power supply voltages and data processing system including the same  
The semiconductor device including an output terminal; and an output unit coupled to the output terminal. The output unit includes an output buffer coupled to the output terminal and operating on...
8917571 Configurable-width memory channels for stacked memory structures  
The disclosed embodiments provide a chip package that facilitates configurable-width memory channels. In this chip package, a semiconductor die is electrically connected to two or more memory...
8913439 Memory device and corresponding reading method  
An electrically erasable and programmable non-volatile memory device includes memory cells arranged in rows and columns, and each column of memory cells is associated with a respective local bit...
8913440 Tracking mechanisms  
A tracking edge of a tracking signal is activated. A buffer is turned off and a latching circuit is turned on, based on the tracking edge of the tracking signal. A buffer output of the buffer is...
8913420 Random access memory controller having common column multiplexer and sense amplifier hardware  
Systems and methods are provided for a random access memory controller. A random access memory controller includes a column multiplexer and sense amplifier pair, where the column multiplexer and...
8891279 Enhanced wiring structure for a cache supporting auxiliary data output  
A mechanism is provided in a data processing system for enhancing wiring structure for a cache supporting an auxiliary data output. The mechanism splits the data cache into a first data portion...
8891317 Volatile memory with a decreased consumption  
A volatile memory including volatile memory cells adapted to the performing of data write and read operations. The memory cells are arranged in rows and in columns and, further, are distributed in...
8886892 Memory module and method employing a multiplexer to replace a memory device  
A memory module including memory devices, a spare memory device, a multiplexing unit, and a memory buffer is provided. The multiplexing unit is coupled with each of the memory devices and the...
8885421 Semiconductor memory device  
A semiconductor memory device includes a memory bank configured to store data, a buffering unit including a plurality of buffers, which are disposed to extend to a X-axis of the memory bank to...
8885393 Memory array voltage source controller for retention and write assist  
A voltage source controller for a memory array includes an input coupled to a voltage source, an output coupled to one or more memory cells of a memory array, where the output is configured to...
8879328 Sense amplifier column redundancy  
A memory includes a redundant sense amplifier and a plurality of sense amplifier pairs. Each sense amplifier pair includes a first sense amplifier and a second sense amplifier. Each sense...
8873282 Interfaces and die packages, and appartuses including the same  
A memory device includes a die package including a plurality of memory dies, an interface including an interface circuit, and a memory controller to control the interface with control data...
8873309 Apparatus and method for repairing resistive memories and increasing overall read sensitivity of sense amplifiers  
A memory includes a module and a demultiplexer. The module is configured to monitor outputs of sense amplifiers. Each of the outputs of the sense amplifiers is configured to be in a first state or...
8873287 Nonvolatile programmable logic switch  
A nonvolatile programmable logic switch according to an embodiment includes first and second cells, each of the first and second cells including: a first memory having a first to third terminals,...
8873305 Semiconductor memory device having data compression test circuit  
A semiconductor memory device includes a data transmission unit configured to transmit first input data to only a first global line driver or to the first global line driver and a second global...