|
Match
|
Document |
Document Title |
|
|
7391648 |
Low voltage sense amplifier for operation under a reduced bit line bias voltage
A regulated charge pump, regulated by a plurality of capacitor boost stages and separate from the memory device supply voltage (V cc ), generates a regulated voltage (V SA ) over a range of supply...
|
|
|
7382675 |
Semiconductor memory device
According to an aspect of the invention, there is provided a semiconductor memory device including a first power source which generates a first power supply voltage, a second power source which...
|
|
|
7379330 |
Retargetable memory cell redundancy methods
In a memory array having redundant columns, a scheme allows defective cells to be individually remapped to redundant cells in a redundant column. Redundant cells in one redundant column replace...
|
|
|
7376011 |
Method and structure for efficient data verification operation for non-volatile memories
An improved flash EEPROM memory-based storage subsystem includes one or more flash memory arrays, each with three data registers and a controller circuit. During a flash program operation, one data...
|
|
|
7372743 |
Controlling a nonvolatile storage device
A control method for a nonvolatile storage device having a storage mode in which in a memory cell provided with a trapping dielectric layer 1-bit data is stored depending on the presence or absence...
|
|
|
7372739 |
High voltage generation and regulation circuit in a memory device
An auxiliary voltage generation circuit is part of a high voltage generation and regulation circuit. The auxiliary voltage generation circuit generates an auxiliary intermediate voltage that is...
|
|
|
7372735 |
Non-volatile semiconductor memory device
A non-volatile semiconductor memory device includes a non-volatile memory element group having a first storage area which stores booting data and a second storage area to store storage addresses of...
|
|
|
7369437 |
System for reading non-volatile storage with efficient setup
A process for reading data (including verifying during programming) from a selected non-volatile storage elements of a group (e.g., NAND string) of non-volatile storage elements includes...
|
|
|
7369432 |
Method for implementing a counter in a memory with increased memory efficiency
A method for implementing a counter in memory, e.g., non-volatile memory such as flash memory. A first number of first binary values indicating a first portion of a current number of the counter in...
|
|
|
7368781 |
Contactless flash memory array
A method for forming a contactless flash memory cell array is disclosed. According to an embodiment of the invention, a plurality of active regions is formed on a substrate. An insulating layer is...
|
|
|
7366029 |
High-performance flash memory data transfer
A flash memory system including a flash memory device and a controller, operable according to an advanced data transfer mode is disclosed. The flash memory device is operable both in a “legacy”...
|
|
|
7366027 |
Method and apparatus for erasing memory
The present invention provides a method and apparatus for erasing memory blocks. The apparatus includes a first plurality of memory cells formed in a substrate and a second plurality of memory...
|
|
|
7363558 |
Semiconductor device and method for testing the same
A semiconductor device, according to the present invention, includes an external input terminal to which first and second input test signals are supplied; a memory circuit, in which a test...
|
|
|
7362611 |
Non-volatile memory copy back
Data move operations in a memory device are described that enable identification of data errors. During a write operation, identified errors are flagged and used to provide an error status during...
|
|
|
7362610 |
Programming method for non-volatile memory and non-volatile memory-based programmable logic device
A method for programming a flash memory cell comprises providing input data to the flash cell and providing a segmented programming pulse to the flash memory cell. The segmented programming pulse...
|
|
|
RE40252 |
Flash memory control method, flash memory system using the control method and flash memory device using the control method
A method of correcting errors of a flash memory comprises steps of modifying the data of a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and...
|
|
|
7356646 |
Memory card using NAND flash memory and its operating method
A memory card is connected to a host using a NAND flash memory interface mode. In addition, the memory card further includes the NAND flash memory as well as a controller. The NAND flash memory...
|
|
|
7352623 |
NOR flash memory device with multi level cell and read method thereof
A NOR flash memory device includes a multi level memory cell coupled to a bit line configured to be sensed in response to a word line voltage, and a discharge circuit configured to discharge the...
|
|
|
7352035 |
Flash memory devices and methods for fabricating flash memory devices
A flash memory device includes a cell string having a plurality of cell transistors connected in series, and a string selection transistor and a ground selection transistor connected to both ends...
|
|
|
7350044 |
Data move method and apparatus
An improved Flash memory device, control circuit, or data handling methods is described that facilitate the moving and consolidating data in split and non-split user/overhead data sector...
|
|
|
7349256 |
Flash memory devices and methods of programming the same by overlapping programming operations for multiple mats
A flash memory device is programmed by loading first data into a page buffer of a first mat. Second data is loaded into a page buffer of a second mat while programming the first data in a first...
|
|
|
7345918 |
Selective threshold voltage verification and compaction
Non-volatile memory devices for providing selective compaction verification and/or selective compaction to facilitate a tightening of the distribution of threshold voltages in memory devices...
|
|
|
7345914 |
Use of flash memory blocks outside of the main flash memory array
A method, device, and system are disclosed. In one embodiment, the device comprises an array of flash memory blocks to store information in a multiple bit per cell mode, one or more flash memory...
|
|
|
RE40147 |
Memory card device including a clock generator
Disclosed herein is a card having a controller and a clock control circuit. The controller incorporates a core logic, and the clock control circuit incorporates a PLL. When a card becomes idle to...
|
|
|
7340581 |
Method of writing data to non-volatile memory
According to a first aspect of the invention, there is provided a controller connected to a non-volatile memory and including a volatile memory, wherein the controller maintains lists in volatile...
|
|
|
7336519 |
Stacked integrated circuit device/data processor device having a flash memory formed on top of a buffer memory
A data processor includes an authentication function for judging access right. The data processor further includes a nonvolatile memory cell array formed on an insulator film or a chip, and a...
|
|
|
7336516 |
Unified multilevel memory systems and methods
A Unified Memory may store multiple types of content such as data or fast code or slow code. The data or code may be stored in separate arrays or in a common array. In an array, a tag bit may...
|
|
|
7333367 |
Flash memory devices including multiple dummy cell array regions
Methods for erasing an integrated circuit memory device having a cell array region that includes a main cell array region, a first dummy cell array region on a first side of the main cell array...
|
|
|
7333366 |
Common wordline flash array architecture
The memory area on a die required for row (X) and column (Y) decoders is reduced by a plurality of memory array blocks sharing wordlines to a single row decoder. During erase operations, the p-well...
|
|
|
7333362 |
Electrically erasable and programmable, non-volatile semiconductor memory device having a single layer of gate material, and corresponding memory plane
The semiconductor memory device includes an electrically erasable programmable non-volatile memory cell having a single layer of gate material and including a floating-gate transistor and a control...
|
|
|
7330376 |
Method for memory data storage by partition into narrower threshold voltage distribution regions
A method for data storage of a memory unit and a memory unit using the same are provided in the present invention. The method for data storage of a memory unit includes: first, dividing a memory...
|
|
|
7327607 |
Method and apparatus for operating nonvolatile memory cells in a series arrangement
A memory cell with a charge storage structure is read by measuring current between the substrate region of the memory cell and one of the current carrying nodes of the memory cell. The read...
|
|
|
7325231 |
Method and related device for updating firmware code stored in non-volatile memory
A non-volatile memory is installed in an electronic device. A method for updating a firmware code stored in a non-volatile memory includes: providing an updating control unit having a command set;...
|
|
|
7325114 |
Selectable block protection for non-volatile memory
A semiconductor non-volatile memory device, particularly a flash memory array, having a chip configuration with a plurality of pins including a write protect pin, a serial in pin and an optional...
|
|
|
7324387 |
Low power high density random access memory flash cells and arrays
Low power high density random access memory flash cells and arrays using Fowler Nordheim (FN) tunneling for both programming and erasing. The memory array is divided into sectors, each sector...
|
|
|
7324378 |
Method of driving a program operation in a nonvolatile semiconductor memory device
In an embodiment, a method of driving a program operation in a nonvolatile semiconductor memory device is operable without discharging a bitline connected to a memory cell to be programmed between...
|
|
|
7321959 |
Control method of a non-volatile memory apparatus
A control method of a non-volatile memory apparatus, which can execute data writing normally after the next startup even when a process is interrupted because of the occurrences of abnormal...
|
|
|
7319615 |
Ramp gate erase for dual bit flash memory
A method of erasing a block of flash memory cells by applying a ramped gate erase voltage to the block of memory cells. When an erase verify of the block of memory cells indicates that erasure has...
|
|
|
7319612 |
Performing multiple read operations via a single read command
In one embodiment, the present invention includes a method for performing a plurality of read operations on a nonvolatile array of a memory according to a single read command, and storing data from...
|
|
|
7317631 |
Method for reading Uniform Channel Program (UCP) flash memory cells
A flash memory cell can be read by selecting a local bit line. A read potential is applied to a memory cell transistor associated with the local bit line thereby generating a capacitive loading of...
|
|
|
7313030 |
Differential flash memory programming technique
The invention relates flash memory programming techniques. An object of the invention is to provide a flash memory programming technique avoiding problems of the known state of the art and in...
|
|
|
7313025 |
Flash memory erase verification systems and methods
Systems and methods are disclosed herein to provide improved verification of flash memory erasure. For example, in accordance with an embodiment of the present invention, an integrated circuit...
|
|
|
7308525 |
Method of managing a multi-bit cell flash memory with improved reliablility and performance
A method of storing data by providing a flash memory device including a plurality of memory cells; each of the memory cells is capable of storing data bits. First data bits are stored into memory...
|
|
|
7307534 |
RFID tag using hybrid non-volatile memory
An RFID tag includes a non-volatile memory (NVM) circuit with at least two distinct types of NVM sub-circuits that share common support circuitry. Different types of NVM sub-circuits include...
|
|
|
7305596 |
Nonvolatile memory and nonvolatile memory apparatus
To provide a technique which enables a load on a controller to be reduced by rapidly detecting n-bit errors during writing/erasing on a chip in ECC in a nonvolatile memory. A flash memory of the...
|
|
|
7305513 |
Circuit for preventing nonvolatile memory from over-erase
A method for preventing the over-erase in a nonvolatile memory comprises the following steps. First, at least one normal cell of the nonvolatile memory and at least one reference cell that...
|
|
|
7304896 |
Method and circuit for simultaneously programming memory cells
A method for simultaneously programming a pre-established number of memory cells includes setting an initial number of memory cells to be simultaneously programmed equal to the pre-established...
|
|
|
7301834 |
Semiconductor memory
A plurality of memory cell arrays Array 0 , Array 1 , Array 2 , Array 3 , Array 4 , Array 5 , Array 6 and Array 7 which can perform a parallel operation are arranged in a later generation chip....
|
|
|
7298646 |
Apparatus for configuring programmable logic devices and associated methods
A programmable logic device (PLD) includes a non-volatile configuration memory. The non-volatile configuration memory is adapted to configure programmable resources (such as programmable logic and...
|
|
|
7296754 |
IC card module
An IC card module includes first external connecting terminals and second external connecting terminals both exposed to one surface of a card substrate, a microcomputer connected to the first...
|