Match Document Document Title
9042191 Self-repairing memory  
A memory array has a plurality of rows including a plurality of memory words. Each first bit of a plurality of first bits is associated with a memory word of the each row. A state of the each...
9042170 Off-die charge pump that supplies multiple flash devices  
A system and method for storing data uses multiple flash memory dies. Each flash memory die includes multiple flash memory cells. A charge pump is adapted to supply charge at a predetermined...
9042168 System and method for improving error distribution in multi-level memory cells  
A system including a state set module to arrange states of a memory cell in three sets. The memory cell stores three bits when programmed to a state. Each set includes three rows of bits. In a...
9036415 Mitigating variations arising from simultaneous multi-state sensing  
Methods and devices for mitigating sensing variations that may arise from simultaneous multi-threshold (SMT) sensing are provided. During SMT sensing, two or more different bias conditions may be...
9036416 Non-volatile storage with broken word line screen and data recovery  
Data, normally read using a page-by page read process, can be recovered from memory cells connected to a broken word line by performing a sequential read process. To determine whether a word line...
9036417 On chip dynamic read level scan and error detection for nonvolatile storage  
Techniques for efficiently programming non-volatile storage are disclosed. A second page of data may efficiently be programmed into memory cells that already store a first page. Data may be...
9030873 Semiconductor device and method of operating the same  
A method of operating a semiconductor device includes storing a supplying condition of a read voltage inputted from an external source into an internal register to perform a read operation of...
9026867 Systems and methods for adapting to changing characteristics of multi-level cells in solid-state memory  
Apparatus and methods provide relatively low uncorrectable bit error rates, low write amplification, long life, fast and efficient retrieval, and efficient storage density such that a solid-state...
9025376 Nonvolatile memory device and related method of operation  
A memory device comprises a nonvolatile memory device and a controller. The nonvolatile memory comprises a first memory area comprising single-bit memory cells and a second memory area comprising...
9025374 System and method to update read voltages in a non-volatile memory in response to tracking data  
A method includes reading a representation of tracking data from at least a portion of a non-volatile memory. The method further includes adjusting a read voltage based on a comparison between a...
9019774 Method and system for minimizing number of programming pulses used to program rows of non-volatile memory cells  
A flash memory device programs cells in each row in a manner that minimizes the number of programming pulses that must be applied to the cells during programming. The flash memory device includes...
9019790 Apparatus and method for refreshing DRAM  
A refresh method for DRAM is provided, in which a memory cell array is arranged to have multiple storing pages. Each storing page has a counter value. The method includes detecting out a portion...
9013920 Systems and methods of write precompensation to extend life of a solid-state memory  
Write precomensation mechanisms for non-volatile solid-state memory are disclosed. In one embodiment, programming verify voltage levels are lowered from the default levels in the early life of the...
9013921 Semiconductor memory device  
A semiconductor memory device includes a first data bus having a first width, and a second data bus which is separate from the first data bus and which has a second width which is different from...
9013936 Memory and memory system including the same  
A memory includes first to Nth word lines, first to Mth redundancy word lines configured to replace M number of word lines among the first to Nth word lines, and a control circuit configured to...
9007830 Semiconductor memory device having faulty cells  
A nonvolatile memory apparatus includes a control unit, a main storage medium with an electrically reloadable nonvolatile memory adapted to be operable even when faulty memory cells exist therein,...
9007856 Repair control circuit and semiconductor memory device including the same  
A repair control circuit of controlling a repair operation of a semiconductor memory device includes a row matching block and a column matching block. The row matching block stores fail group...
9007810 ReRAM forming with reset and iload compensation  
FORMING reversible resistivity-switching elements is described herein. The FORMING voltage may be halted if the current through the memory cell reaches some reference current. The reference...
9007860 Sub-block disabling in 3D memory  
Some embodiments relate to apparatuses and methods associated with blocks of memory cells. The blocks of memory cells may include two or more sub-blocks of memory cells. One such sub-block may...
9007836 Non-volatile semiconductor memory device  
According to one embodiment, a non-volatile semiconductor memory device comprises a memory cell array and a memory region. The memory cell array has a plurality of physical blocks. Each of the...
9009394 Serial flash memory with a configurable number of dummy clock cycles  
Apparatus and methods configure a serial flash memory device. A value in a configuration register configures the number of dummy clock cycles to provide prior providing data in response to a read...
9007839 Nonvolatile memory device performing read operation with variable read voltage  
A method of reading a nonvolatile memory device comprises applying a read voltage to a memory cell array to read selected memory cells, counting a number of the selected memory cells that have a...
9009565 Systems and methods for mapping for solid-state memory  
Apparatus and methods provide relatively low uncorrectable bit error rates, low write amplification, long life, fast and efficient retrieval, and efficient storage density such that a solid-state...
9001589 Method for erasing charge trap devices  
A method of erasing charge trap devices includes applying a first erase voltage to the charge trap devices; applying an erase verify voltage to the charge trap devices; performing a current first...
9001609 Hybrid latch and fuse scheme for memory repair  
A method and apparatus for managing memory in an electronic system is described. The method includes determining a failure in an element of the memory array that is repairable by a redundant...
9001577 Memory cell sensing  
This disclosure concerns memory cell sensing. One or more methods include determining a data state of a first memory cell coupled to a first data line, determining a data state of a third memory...
9003263 Encoder and decoder generation by state-splitting of directed graph  
A method of generating a hardware encoder includes generating a first directed graph characterizing a constraint set for a constrained system, identifying a scaling factor for an approximate...
8995198 Multi-pass soft programming  
Disclosed herein are system, method and computer program product embodiments for utilizing soft programming a nonvolatile memory. An embodiment operates by sequentially applying a single soft...
8995217 Hybrid latch and fuse scheme for memory repair  
A method and apparatus for managing memory in an electronic system is described. The method includes determining a failure in an element of the memory array that is repairable by a redundant...
8988947 Back bias during program verify of non-volatile storage  
Different back bias (or body bias) conditions are applied to a non-volatile storage system during different program verify operations of a programming operation. A back bias may be applied during...
8988930 Access signal adjustment circuits and methods for memory cells in a cross-point array  
Embodiments of the invention relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to generate access signals to facilitate...
8982624 Adjustable read time for memory  
A method includes initiating a read process for a memory array of an electronic memory device to make data available at an I/O buffer of the electronic memory device for access by a controller. A...
8982619 Managing non-volatile media  
Apparatuses, systems, and methods are disclosed to manage non-volatile media. A method includes determining a configuration parameter for a set of storage cells of a non-volatile recording medium....
8982623 Nonvolatile semiconductor memory device  
A non-volatile semiconductor memory device has memory cell arrays, with the memory cells arranged in a matrix configuration and divided into p areas in the column direction, a column redundancy...
8982640 Method and apparatus for reducing erase disturb of memory by using recovery bias  
A nonvolatile memory array is divided into multiple memory groups. The nonvolatile memory array receives an erase command to erase a first set of the memory groups, and not a second set of the...
8972822 Memory module and semiconductor storage device  
A memory module includes a plurality of memory chips stacked on top of one another, each of the plurality of memory chips including a memory cell unit that is divided into a plurality of blocks,...
8972775 Memory device and method of managing memory data error including determining verification voltages and changing threshold voltages based on a corrected error bit  
Memory devices and/or methods of managing memory data errors are provided. A memory device detects and corrects an error bit of data read from a plurality of memory cells, and identifies a memory...
8971091 Method and circuit for switching a memristive device in an array  
A method of switching a memristive device in a two-dimensional array senses a leakage current through the two-dimensional array when a voltage of half of a switching voltage is applied to a row...
8971126 Charge loss compensation methods and apparatus  
Methods and apparatus for compensating for charge loss in memories include tracking a specific block of the main memory array and determining charge loss compensation by comparing pre-cycled and...
8964471 Secure memory which reduces degradation of data  
A method for managing a non-volatile memory may include a first phase of writing data to a first bank of a memory plane of the non-volatile memory, and then a second phase of writing the same data...
8966343 Solid-state drive retention monitor using reference blocks  
A solid-state storage retention monitor determines whether user data in a solid-state device is in need of a scrubbing operation. One or more reference blocks may be programmed with a known data...
8964495 Memory operation upon failure of one of two paired memory devices  
A method and apparatus for continued operation of a memory module, including a first and second memory device, when one of memory devices has failed. The method includes receiving a write...
8964463 Read disturb control in a nonvolatile semiconductor memory device having P-type memory cell transistor  
A nonvolatile semiconductor memory device is provided which includes: a P-type memory cell transistor having a source, a drain, a gate, and a charge storage layer; and a control circuit which, in...
8964466 Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N  
A method for data storage includes accepting data for storage in a memory that includes multiple analog memory cells and supports a set of built-in programming commands. Each of the programming...
8964469 Off-die charge pump that supplies multiple flash devices  
A system and method for storing data uses multiple flash memory dies. Each flash memory die includes multiple flash memory cells. A charge pump is adapted to supply charge at a predetermined...
8953375 Semiconductor memory device and operation method thereof  
A semiconductor memory device includes an information generation unit configured to convert positions of threshold voltages of memory cells in threshold voltage distributions based on...
8953372 Memory device readout using multiple sense times  
A method for data storage includes storing data in a group of analog memory cells by writing respective storage values into the memory cells in the group. One or more of the memory cells in the...
8947929 Flash-based soft information generation  
The present disclosure describes techniques for flash-based soft information generation. In some aspects a flash-memory device includes a soft information generator configured to determine soft...
8947957 Built-in self repair for memory  
A method for repairing a memory includes running a built-in self-test of the memory to find faulty bits. A first repair result using a redundant row block is calculated. A second repair result...
8947961 Management of non-volatile memory  
A method for programming a non-volatile memory including a plurality of blocks, each block including a plurality of sections, each section including at least one page, and each page including a...