|
Match
|
Document |
Document Title |
|
|
7385845 |
Composite storage circuit and semiconductor device having the same
The object of the present invention is to provide a composite storage circuit capable of executing a writing operation and reading operation at high speed, and as the result of that, a...
|
|
|
7376011 |
Method and structure for efficient data verification operation for non-volatile memories
An improved flash EEPROM memory-based storage subsystem includes one or more flash memory arrays, each with three data registers and a controller circuit. During a flash program operation, one data...
|
|
|
7352632 |
Non-volatile semiconductor memory device
A memory cell has a selection transistor constituted of an MOS transistor having a gate electrode and a cell transistor constituted of an MOS transistor having the same polarity as the selection...
|
|
|
RE40147 |
Memory card device including a clock generator
Disclosed herein is a card having a controller and a clock control circuit. The controller incorporates a core logic, and the clock control circuit incorporates a PLL. When a card becomes idle to...
|
|
|
7336542 |
Nonvolatile latch
A nonvolatile latch includes a memory element for storing an input data value. A write protect element is coupled to the memory element for utilizing a write protect signal to ensure the input data...
|
|
|
7336535 |
Semiconductor integrated circuit device
A nonvolatile storage element of a single-layer gate type structure is arranged so that a floating gate is formed of a conductive layer which partly overlaps with a control gate, formed of a...
|
|
|
7336534 |
Non-volatile memory device and drive method thereof
A non-volatile memory device and drive method thereof uses a voltage bias condition to enable an electronic device to normally operate without employing a specific transistor, e.g., a recall...
|
|
|
7336525 |
Nonvolatile memory for logic circuits
A memory circuit that retains stored data upon power down includes a volatile data storage circuit; and at least one nonvolatile memory coupled within the volatile data storage circuit, wherein the...
|
|
|
7333355 |
Techniques for implementing accurate operating current values stored in a database
Memory modules and methods for fabricating and implementing memory modules wherein unique operating current values corresponding to specific memory devices on the memory modules are accessed from a...
|
|
|
7321505 |
Nonvolatile memory utilizing asymmetric characteristics of hot-carrier effect
A memory circuit includes a latch having a first node and a second node, a first MIS transistor having source/drain nodes thereof coupled to the first node and to a plate line, respectively, and a...
|
|
|
7319613 |
NROM flash memory cell with integrated DRAM
A memory device that is comprised of a dynamic random access memory (DRAM) capacitor and a nitride read only memory (NROM) transistor. The memory device provides multiple modes of operation...
|
|
|
7319612 |
Performing multiple read operations via a single read command
In one embodiment, the present invention includes a method for performing a plurality of read operations on a nonvolatile array of a memory according to a single read command, and storing data from...
|
|
|
7317632 |
Non-volatile memory storage device and controller therefor
A non-volatile memory storage device with functions of boosting supply voltage and signal level can adopt a non-volatile memory having an operating voltage higher than the supply voltage provided...
|
|
|
7313649 |
Flash memory and program verify method for flash memory
In conventional memory arrays in which a bit line is shared by memory cells, a cell current flows over into neighbor cell(s) in a program verify process, and therefore, the threshold of a memory...
|
|
|
7307451 |
Field programmable gate array device
The present invention proposes a Field Programmable Gate Array device comprising a plurality of configurable electrical connections, a plurality of controlled switches, each one adapted to...
|
|
|
7286401 |
Nonvolatile semiconductor memory device
Disclosed here is a nonvolatile semiconductor memory device used to prevent data loss that might occur in unselected memory cells due to a disturbance that might occur during programming/erasing...
|
|
|
7283405 |
Semiconductor memory device and signal processing system
A semiconductor memory device able to read out data at a high speed continuously, provided with, corresponding to a plurality of banks, current address registers for holding addresses for reading...
|
|
|
7280397 |
Three-dimensional non-volatile SRAM incorporating thin-film device layer
A shadow RAM or “non-volatile SRAM” memory cell is implemented in a much smaller area by building the cell upward rather than outward. By stacking non-volatile storage devices above or below an...
|
|
|
7269064 |
Method of controlling page buffer having dual register and circuit thereof
Disclosed are a method of controlling a page buffer having a dual register and a control circuit thereof. In the present invention, during a normal program operation, a normal program operation is...
|
|
|
7262993 |
Nonvolatile semiconductor memory device
A nonvolatile semiconductor memory device including: a first capacitor, one end of the first capacitor being connected to a floating node; a detection transistor, a gate electrode of the detection...
|
|
|
7257023 |
Hybrid non-volatile memory device
The present invention discloses a memory device that includes a first memory cell array for storing one or more codes; a second memory cell array for storing one or more data, which are updated...
|
|
|
7251177 |
Skewed sense AMP for variable resistance memory sensing
A variable resistance memory sense amplifier has a built-in offset to assist in switching the sense amplifier when a resistive memory cell is in a low resistance state. The built-in offset can be...
|
|
|
7233527 |
Nonvolatile memory structure
The invention is directed to a layout of nonvolatile memory device. The memory cell has a gate electrode, a first doped electrode, and a second doped electrode. The first doped electrode is coupled...
|
|
|
7224609 |
Apparatus and method of driving non-volatile DRAM
A unit cell included in a non-volatile dynamic random access memory (NVDRAM) includes a control gate layer coupled to a word line; a capacitor for storing data; a floating transistor for...
|
|
|
7212437 |
Charge coupled EEPROM device and corresponding method of operation
This invention provides a semiconductor memory device and a corresponding method of operation. The semiconductor memory device comprises a semiconductor substrate having a first conductivity; a...
|
|
|
7206217 |
Non-volatile flip flop
A non-volatile flip flop according to the invention comprising: a flip flop section ( 4 ) having a pair of memory nodes ( 5, 6 ) for storing a pair of inverse logic data elements; and a pair of...
|
|
|
7196684 |
Spatial light modulator with charge-pump pixel cell
A voltage storage cell circuit includes an access transistor and a storage capacitor, wherein the source of said access transistor is connected to a bitline, the gate of said access transistor is...
|
|
|
7184346 |
Memory cell sensing with low noise generation
Various methods, apparatuses and systems in which a memory uses a noise reduction circuit to sense groups of memory cells. The memory has a plurality of memory cells organized into groups of memory...
|
|
|
7180776 |
Systems and methods for programming a secured CPLD on-the-fly
On-the-fly reconfiguration of a secured CPLD. In one embodiment, a CPLD includes a novel security circuit that provides two different security control signals: an EEPROM/SRAM security signal and an...
|
|
|
7166886 |
DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
Structures and methods for memory cells having a volatile and a non-volatile component in a single memory cell are provided. The memory cell includes a first source/drain region and a second...
|
|
|
7149135 |
Multi chip package type memory system and a replacement method of replacing a defect therein
A multi chip package type memory system comprising a volatile memory chip including a volatile memory cell region configured to store a data and a redundant memory cell region configured to be used...
|
|
|
7149114 |
Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch
A latching circuit is provided that includes a latch, a storage element, and a selection circuit coupled between the latch and the storage element. The latch can receive true and complementary...
|
|
|
7149113 |
Semiconductor integrated circuit device
To reduce cost of defect redundancy and trimming in a semiconductor integrated circuit having multiple layer wirings and copper wirings, an address for salvaging a defect of a memory cell array in...
|
|
|
7149104 |
Storage and recovery of data based on change in MIS transistor characteristics
A memory circuit includes a latch having a first node and a second node, a word selecting line, a first MIS transistor having the source/drain nodes thereof coupled to the first node and a...
|
|
|
7136303 |
System and method using a one-time programmable memory cell
A one-time programmable device includes a controller, a protection system, a static storage element and a latch, which can be referred to as a latch-based one-time programmable (OTP) element. In...
|
|
|
7135886 |
Field programmable gate arrays using both volatile and nonvolatile memory cell properties and their control
The embodiments of the present invention relate to the general area of Field Programmable Gate Arrays and, in particular, to Field Programmable Gate Arrays (“FPGAs”) comprising memory cells...
|
|
|
7130224 |
Composite storage circuit and semiconductor device having the same composite storage circuit
An object of the present invention is to provide a compound storage circuit that includes a storage circuit including a volatile storage circuit and a nonvolatile storage circuit connected in...
|
|
|
7130216 |
One-device non-volatile random access memory cell
One aspect of the present subject matter relates to a one-device non-volatile memory cell. The memory cell includes a body region, a first diffusion region and a second diffusion region formed in...
|
|
|
7130213 |
Methods and apparatuses for a dual-polarity non-volatile memory cell
Various apparatuses and methods in which a dual-polarity non-volatile memory cell includes a sense mode component and a charge mode component. The sense mode component communicates information...
|
|
|
7123502 |
Storage circuit, semiconductor device, and electronic apparatus
To provide a storage circuit that can readily and stably read memory data, in storage circuits that are used mainly in program circuits. A storage circuit that is equipped with a flip-flop having a...
|
|
|
7120065 |
Techniques for implementing accurate operating current values stored in a database
Memory modules and methods for fabricating and implementing memory modules wherein unique operating current values corresponding to specific memory devices on the memory modules are accessed from a...
|
|
|
7116578 |
Non-volatile memory device and data storing method
In a card storage device containing a non-volatile memory and a buffer memory, the buffer memory includes a plurality of banks. Data is transferred sequentially from a host CPU to the banks of the...
|
|
|
7110293 |
Non-volatile memory element with oxide stack and non-volatile SRAM using the same
Non-volatile memory elements having a high programming speed and a reduced constant voltage requirement for data storage. Each memory cell of a non-volatile SRAM includes an SRAM unit and a...
|
|
|
7099201 |
Multifunctional latch circuit for use with both SRAM array and self test device
An apparatus and method is provided that combines both self test and functional features in a single latch circuit, which may be used with an SRAM array and is usefully embodied as an L1-L2 latch....
|
|
|
7099189 |
SRAM cell controlled by non-volatile memory cell
First and second complimentary static random-access-memory cell bit lines are coupled to first and second bit nodes through first and second access transistors controlled by a word line. A first...
|
|
|
7085179 |
Integrated circuit having a non-volatile memory cell transistor as a fuse device
A semiconductor integrated circuit device has a fuse device that can be electrically disconnected without a breakage caused by using a laser beam or current. The semiconductor integrated circuit...
|
|
|
7079408 |
Circuit and method for reducing fatigue in ferroelectric memories
A memory circuit and method for reducing gate oxide stress is disclosed. A first data word is stored at a first address in a nonvolatile memory circuit 604 . The first address 820 and the first...
|
|
|
7072212 |
String programmable nonvolatile memory with NOR architecture
A nonvolatile memory with a memory array arranged in rows and columns of memory cells in NOR configuration, the memory cells arranged on a same column being connected to one of a plurality of bit...
|
|
|
7054194 |
Non-volatile SRAM cell having split-gate transistors
This specification discloses a non-volatile static random access memory (SRAM) cell with the feature of keeping data even after the power is turned off. It includes a static random access unit and...
|
|
|
7031217 |
Semiconductor integrated circuit device, memory module, storage device and the method for repairing semiconductor integrated circuit device
To improve the efficiency for repairing a defect of an LS1, a semiconductor integrated circuit device is provided which includes a central processing unit, an electrically reprogrammable...
|