Matches 1 - 50 out of 129 1 2 3 >
Match Document Document Title
7336533 Electronic device and method for operating a memory circuit  
An electronic device includes a memory cell that utilizes a bi-directional low impedance, low voltage drop full pass gate to connect a bit cell to a bit write line during a write phase, and during...
7321504 Static random access memory cell  
A static random access memory (SRAM) cell having an inverter and a tri-state inverter. An input of the inverter is coupled to an output of the tri-state inverter and an output of the inverter is...
7313021 Nonvolatile memory circuit  
A nonvolatile memory circuit includes a flip-flop to degrade an internal circuit irreversibly based on a voltage applied to a first or second bit line so as to latch data in a nonvolatile manner, a...
7307451 Field programmable gate array device  
The present invention proposes a Field Programmable Gate Array device comprising a plurality of configurable electrical connections, a plurality of controlled switches, each one adapted to...
7301797 Method of operating semiconductor integrated circuit including SRAM block and semiconductor integrated circuit including SRAM block  
A method of operating a semiconductor integrated circuit including a SRAM block, in which non-volatile data is stored in the SRAM block, is disclosed. In an exemplary embodiment, the non-volatile...
7291882 Programmable and erasable digital switch device and fabrication method and operating method thereof  
A programmable and erasable digital switch device is provided. An N-type memory transistor and a P-type memory transistor are formed over a substrate. The N-type memory transistor includes a first...
7236396 Area efficient implementation of small blocks in an SRAM array  
An SRAM array with a dummy cell row structure in which the SRAM array is divided into segments isolated by a row pattern of dummy cells. The dummy cell structure provides a continuous cell array at...
7209387 Non-volatile programmable fuse apparatus in a flash memory with pairs of supercells programmed in a complementary fashion  
The non-volatile, programmable fuse apparatus has a pair of p-channel transistors coupled in a latch configuration. A supercell is coupled between each transistor and ground. Each supercell is...
7139194 Nonvolatile semiconductor memory  
Each nonvolatile memory cell transistor has such directivities that a current flows only from the drain to the source and that charge is exchangeable only at the source. The source of one of a pair...
7110293 Non-volatile memory element with oxide stack and non-volatile SRAM using the same  
Non-volatile memory elements having a high programming speed and a reduced constant voltage requirement for data storage. Each memory cell of a non-volatile SRAM includes an SRAM unit and a...
7064979 Non-volatile semiconductor memory device and data programming method  
In a non-volatile semiconductor memory, a large current can be flowed through the memory cell during reading. The number of the column lines can be reduced. The electron injection to the floating...
7046549 Nonvolatile memory structure  
The invention is directed to a layout of nonvolatile memory device. The memory cell has a gate electrode, a first doped electrode, and a second doped electrode. The first doped electrode is coupled...
7031189 Non-volatile latch circuit  
A memory cell includes a volatile circuit operable to store first data, and a nonvolatile circuit coupled to the volatile circuit and operable to store second data. The volatile circuit is operable...
7026843 Flexible cascode amplifier circuit with high gain for flash memory cells  
An exemplary cascode amplifier circuit comprises a first intrinsic FET, a second intrinsic FET, a third intrinsic FET, and a fourth FET. The first intrinsic FET has a source connected to a target...
7023728 Semiconductor memory system including selection transistors  
A semiconductor memory system comprising a memory matrix including a plurality of memory cells arranged in rows and columns and connected to a plurality of column lines, each memory cell of the...
7020007 Non-volatile static random access memory  
Non-volatile SRAMs having an improved recall characteristic are disclosed. An illustrated non-volatile SRAM includes a plurality of unit memory cells arranged in an array. Each of the plurality of...
6992938 Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory cell  
Various apparatuses and methods are shown in which an integrated circuit includes a dual-polarity non-volatile memory cell and a test circuit. The test circuit has a bias voltage generator and a...
6990017 Accessing phase change memories  
A memory may include a phase change memory element and series connected first and second selection devices. The second selection device may have a higher resistance and a larger threshold voltage...
6954377 Non-volatile differential dynamic random access memory  
In accordance with the present invention, a memory cell includes a pair of non-volatile devices and a pair of DRAM cells each associated with a different one of the non-volatile devices. Each DRAM...
6909637 Full rail drive enhancement to differential SEU hardening circuit while loading data  
A hardening system includes a data storage device having a data input, a clock input, a data node Q, and a data complement node QN. The data storage device provides drive to the data node Q and the...
6885584 Fast page programming architecture and method in a non-volatile memory device with an SPI interface  
A circuit architecture and a method perform a page programming in non-volatile memory electronic devices equipped with a memory cell matrix and an SPI serial communication interface, as well as...
6879519 Non-volatile programmable fuse apparatus in a memory device  
The non-volatile, programmable fuse apparatus has a pair of p-channel transistors coupled in a latch configuration. A supercell is coupled between each transistor and ground. Each supercell is...
6813186 Nonvolatile semiconductor memory device  
A nonvolatile semiconductor memory device of the present invention includes: a plurality of memory blocks each including a memory array including a plurality of memory cells, a plurality of word...
6775178 SEU resistant SRAM using feedback MOSFET  
A random access memory cell has first and second inverters each having an input and an output. The input of the first inverter is coupled to the output of the second inverter by a...
6768683 Low column leakage flash memory array  
The present memory includes a plurality of transistors laid out in a number of rows and columns. First and second series-connected transistors are included in a first column, and are connected...
6768669 Volatile memory cell reconfigured as a non-volatile memory cell  
A conventional volatile SRAM cell is modified into a non-volatile, read only memory cell. This permits a device whose design currently includes on-chip SRAM, but no ROM, to have non-volatile, read...
6750506 High-voltage semiconductor device  
A high-voltage semiconductor device includes: a drain region; a metal electrode electrically connected to the drain region; and electrically floating plate electrodes formed on a field insulating...
6744661 Radiation-hardened static memory cell using isolation technology  
A static memory cell having reduced susceptibility to soft error events, wherein data storage nodes are hardened by way of junction isolation. The memory cell is comprised of a pair of...
6741500 One-time-programmable bit cell with latch circuit having selectively programmable floating gate transistors  
An OTP bit cell includes a latch circuit of cross-coupled inverters. A floating gate PMOS transistor is inserted in each of the inverters. One or the other of the floating gate PMOS transistors is...
6724657 Semiconductor device with improved latch arrangement  
The nonvolatile memory includes a nonvolatile memory circuit that possesses a pair of series circuits of load elements and nonvolatile memory transistors, which are connected in a static latch...
6721202 Bit encoded ternary content addressable memory cell  
Architecture, circuitry and method are provided for a ternary content addressable memory (TCAM), and use thereof. Each TCAM cell is relatively small in size. If the TCAM cell is called upon to...
6700816 Semiconductor storage device conducting a late-write operation and controlling a test read-operation to read data not from a data latch circuit but from a memory core circuit regardless  
A semiconductor storage device conducts a late-write operation. The semiconductor storage device comprises: a memory core circuit storing data; a data latch circuit storing preceding data...
6690600 Ferroelectric memory device and programming method thereof  
A ferroelectric memory devices including a reference programming portion for regulating and outputting voltages of reference level control signals by using a programmable register, which programs...
6621727 Three-transistor SRAM device  
A three-transistor SRAM device are disclosed. The SRAM device has an NMOS with its source connected to a first voltage source and its substrate connected to a second voltage source. The source of...
6516256 Apparatus for storing data in a motor vehicle  
An apparatus for storing data of a device, in particular of a motor vehicle, which is to be monitored, in which apparatus the data are preferably stored by means of a control unit in a memory unit....
6469930 Compact nonvolatile circuit having margin testing capability  
According to one embodiment, a nonvolatile circuit ( 100 ) can include a volatile circuit portion ( 102 ) and a nonvolatile circuit portion ( 104 ). A vole portion ( 102 ) may have a first data...
6421273 Electrically erasable and programmable, non-volatile memory device  
A memory device comprises at least one electrically erasable and programmable non-volatile memory cell, a bistable flip-flop, connected in parallel with the memory cell, and a switching device,...
6411545 Non-volatile latch  
A non-volatile latch comprises first and second read/write bias nodes and first and second a complementary output nodes. First and second first conductivity type MOS transistors have sources...
6363011 Semiconductor non-volatile latch device including non-volatile elements  
A bistable non-volatile latch circuit adapted to store a non-volatile binary data state during a program operation, and to assume one of two stable states in response to a recall operation that...
6349055 Non-volatile inverter latch  
A non-volatile memory cell comprising a first transistor and a second transistor. The first transistor may be configured to receive an input and a first voltage. The second transistor may be...
6285580 Method and apparatus for hardening a static random access memory cell from single event upsets  
A single event upset hardened memory cell to be utilized in static random access memories is disclosed. The single event upset hardened memory cell includes a first set of cross-coupled...
6240013 Data holding apparatus  
A data holding apparatus that is capable of a high speed response and that holds data even when the power source is off. Each memory cell of the data holding apparatus includes first and second...
6226216 Sectional column activated memory  
A memory may include sectional columns so that groups of cells on the same column but coupled to different word lines may be selectively accessed. As a result, only a portion of the cells of a...
6222765 Non-volatile flip-flop circuit  
A combination non-volatile latch circuit has a volatile latch circuit having a bit signal and an inverse bit signal. A first and a second non-volatile cell of the split gate floating gate type...
6222764 Erasable memory device and an associated method for erasing a memory cell therein  
An electrically erasable memory device includes a substrate and a plurality of single poly layer memory cells in the substrate. Each single poly layer memory cell includes a first MOS transistor in...
6157590 Solid state memory having a latch circuit  
A solid state memory according to the present invention comprises a plurality of memory chips; a confirmation circuit to confirm an input address by comparing said input address to each address...
6134143 Multi-state flash memory defect management  
A system is described which stores data intended for defective memory cells in a row of a memory array in an overhead location of the memory row. The data is stored in the overhead packet during a...
6122191 Semiconductor non-volatile device including embedded non-volatile elements  
A bistable non-volatile latch circuit adapted to store a non-volatile binary data state during a program operation, and to assume one of two stable states in response to a recall operation that...
6097629 Non-volatile, static random access memory with high speed store capability  
The invention relates to a non-volatile, static random access memory (nvSRAM) device that is capable of high speed copying of the data in the static random access portion of the device into the...
6069816 High-speed responding data storing device for maintaining stored data without power supply  
It is an object of the present invention to provide a data storing device capable of responding in high speed without providing a power supply just for maintaining the stored data. A memory cell...
Matches 1 - 50 out of 129 1 2 3 >