|
Match
|
Document |
Document Title |
|
|
7626637 |
Method and apparatus for capturing full-screen frames
An apparatus for capturing full-screen frames, which are displayed by a display unit having a first display buffer and a second display buffer, in real time. The display unit selects one of the...
|
|
|
7595844 |
Method for assisting video compression in a computer system
One embodiment of the present invention provides a method that facilitates compression of video data in a computer system by performing the time-consuming task of computing the difference between...
|
|
|
7573535 |
Image data processing circuit
Disclosed is an image data processing method capable of reducing visual discomfort perceived by users in the recovery from a receive error in a receiver. According to the image data processing...
|
|
|
7570270 |
Buffer for driving display with asynchronous display engine
Methods and systems for processing pixels within a decoded video stream are disclosed. Processed pixels may be received within the decoded video stream and may be buffered in a buffer at a first...
|
|
|
7532253 |
Television channel change picture-in-picture circuit and method
We describe and claim television channel change picture-in-picture circuit and method. The circuit includes means for displaying a first channel on a primary portion of a screen, means for changing...
|
|
|
7526024 |
Storing macroblocks for concatenated frames
Presented herein is a system for storing macroblocks for concatenated frames. A decoder system comprises a frame buffer. The frame buffer comprises one or more rows. A particular one of the rows...
|
|
|
7515631 |
Image processing apparatus and image processing method
An image processing apparatus able to encode and decode images by a low cost, small sized circuit configuration, having a temporary storage portion for temporarily storing data, an...
|
|
|
7511767 |
Video storage device, and method of controlling a video storage device and video mixer
A video mixer may be employed to form a transition between two video compositions, for example a fade or a wipe. A video storage device may be associated with the video mixer and plays out a video...
|
|
|
7460182 |
Circuit for processing video signal including information such as caption
A video signal processing circuit includes a frame memory to receive and store therein at a first rate each frame of a digital video signal in which additional information is assigned separately to...
|
|
|
7450162 |
Digital camera creating moving image files from a plurality of captured still images
A digital camera 10 includes a CCD imager 14. When an interval photographing or an animation photographing is selected, an object is photographed by the CCD imager 14 for a plurality of...
|
|
|
7436891 |
Burst mode memory fetches when decoding compressed image data
An image data decompression apparatus for decoding blocks of motion compensated non-intra coded data uses a memory ( 14 ) storing reference picture data. A decoding processor ( 12 ) decodes a...
|
|
|
7429992 |
Method and system for providing accelerated video processing in a communication device
Providing accelerated video processing in a communication device may comprise receiving video data from a video source on a chip, determining a first format for at least a portion of the received...
|
|
|
7391469 |
Method and apparatus for video decoding and de-interlacing
An apparatus for video decoding and de-interlacing contains a video decoder for decoding video data to generate decoded video data of a next picture; a storage device coupled to the video decoder,...
|
|
|
7385649 |
Video display apparatus and method
In a video display apparatus and method, video data of video being displayed on a display unit are sequentially updated and temporality stored in a storage unit. The video data stored in the...
|
|
|
7362337 |
Method and apparatus for adjusting size of image
A method for transforming an original image to a new image is provided. The original image includes M rows of original data; the new image includes Q rows of new data. The method first generates a...
|
|
|
7349027 |
Scan converter
The scan converter comprises first and second memories 3, 7 , a frame memory 5 ; having a write period and a read period, a video data input circuit 2 for writing data at a first transfer rate...
|
|
|
7327397 |
Image processing with pixel interpolation
The present invention provides an image signal processing apparatus and a method thereof which shifts positions of each detected pixel in image signals generated by performing double-speed...
|
|
|
7327332 |
Plasma display panel video processing circuit and method and video display device and method using plasma display panel
A video processing circuit for preventing generation of contour noise irrespective of varied directions of light emission schemes. A first video signal and a second video signal delayed by a...
|
|
|
7327329 |
Dynamically selecting either frame rate conversion (FRC) or pixel overdrive in an LCD panel based display
In a liquid crystal display (LCD) panel based display, a method of dynamically selecting either frame rate conversion (FRC) or pixel voltage overdrive is disclosed. The method is carried out by...
|
|
|
7317451 |
Apparatus and method for displaying out-of-range mode
An apparatus and method for displaying an out-of-range mode which has a resolution higher than a mode supported by a monitor is provided. The method for displaying an out-of-range mode in monitor...
|
|
|
7310120 |
Receiver of analogue video signal having means for analogue video signal conversion and method for control of display of video frames
A receiver of analogue video signal having means for analogue video signal conversion has a receiving block ( 201 ) for receiving a first analogue video signal, a conversion block ( 202 ) for...
|
|
|
7307667 |
Method and apparatus for an integrated high definition television controller
A method and an apparatus for an integrated high definition television controller are described. The integrated high definition digital television controller includes two or more the following...
|
|
|
7301582 |
Line address computer for providing line addresses in multiple contexts for interlaced to progressive conversion
Presented herein is a system and method for a line address computer for providing line addresses in multiple contexts for interlaced to progressive conversion. A feeder fetches a first line from a...
|
|
|
7298425 |
Method for assisting video compression in a computer system
One embodiment of the present invention provides a method that facilitates compression of video data in a computer system by performing the time-consuming task of computing the difference between...
|
|
|
7284262 |
Receiver/decoder and method of processing video data
A method of processing video data in a receiver/decoder including at least one port ( 31 ) for receiving data and memory means ( 40 ) including a data buffer area ( 45 A 0 , 45 A 1 ) for storing...
|
|
|
7256790 |
Video and graphics system with MPEG specific data transfer commands
A video and graphics system includes a video decoding system for processing compressed video data. The compressed video data includes MPEG-2 video data containing SDTV video data or HDTV video...
|
|
|
7218845 |
Reading image frames as files
First selected image frames in a native format are read from a frame storage device ( 103 ) and are directly modified in response to a first process. Output signals are supplied to a display device...
|
|
|
7154529 |
System and method for enabling a person to view images of the person wearing an accessory before purchasing the accessory
A personal optical viewer enables a person to view images of how the person looks wearing an accessory and compare images of how the customer looks wearing different accessories. A seller provides...
|
|
|
7034889 |
Signal processing unit and method for a digital TV system with an increased frame rate video signal
A signal processing unit for a digital TV system comprises a first device which acts on a video signal with graphical picture elements and text characters. A second device performs frame-rate...
|
|
|
7015975 |
Image processing device with a processing unit that processes image data in units of one scan line
The objective of the invention is to provide an image processing device that can operate at high speed even if input/output with respect to the outside is performed at low speed, and that can fully...
|
|
|
6995802 |
Image binarization method and binary image creation method
An image binarization method having highest fidelity for multi-digitized luminance data, and a binary image creation method by which images can be obtained in real-time without post-processing....
|
|
|
6989837 |
System and method for processing memory with YCbCr 4:2:0 planar video data format
A system and method for processing YCbCr video data stored in a paged memory with reduced page breaks. A method is disclosed for retrieving YCbCr planar video data in 4:2:0 format from paged...
|
|
|
6950144 |
Apparatus and method of controlling image display
An apparatus and a method of controlling image display in an image display apparatus having a panel and wherein an image output is synchronized to a frame synchronization signal of an input signal....
|
|
|
6920180 |
Image processing inspection apparatus
In the present invention, the same image data, captured by a TV camera, is processed by the use of an image-processing board connected to an extension bus constituted by a personal computer and a...
|
|
|
6912000 |
Picture processing apparatus
A picture processing apparatus is composed of a plurality of picture processing systems. Each picture processing system includes an identical picture processing IC (integrated circuit) and a...
|
|
|
6873658 |
Digital still camera system and method
A digital still camera with video playback capabilities including a hybrid buffer for variable length frame decoding, the hybrid having two buffers with each buffer having full/not-full indicators...
|
|
|
6774952 |
Bandwidth management
The invention relates to a method and apparatus for vertically scaling a video picture comprising receiving and storing lines of a video frame of a video picture, reading lines of the frame into...
|
|
|
6762797 |
Method and apparatus for catch-up video viewing
A method and apparatus are provided for catching-up on viewing a program on a viewing device. The apparatus according to an embodiment of the invention includes a storing mechanism configured for...
|
|
|
6744476 |
Imaging apparatus having video memory function
Imaging apparatus having a video memory function includes a video memory having a plurality of read ports and a capacity of storing images in two fields or more, wherein CCD storage sensitivity...
|
|
|
6741294 |
Digital signal processor and digital signal processing method
A digital signal processing apparatus for parallel executing a plurality of data processes with a single common command is disclosed, that comprises a plurality of input storing means, each of...
|
|
|
6642968 |
System and method for frame rate matching
A method and apparatus for video signal frame rate matching using three buffers. The method and apparatus reads frame data out of the third buffer. At substantially the same time, the method and...
|
|
|
6633344 |
Processing of progressive video signals in digital TV receivers
A memory management process for buffering progressive, interlaced, CCIR 601/656 compliant, and MPEG compliant video signals in a video memory that is partitioned into first and second buffers. The...
|
|
|
6590616 |
Image processor and integrated circuit for the same
The present invention provides a technique that facilitates A-D conversion and D-A conversion of high-frequency image signals. Three A-D converters 71 through 73 successively carry out A-D...
|
|
|
6587158 |
Method and apparatus for reducing on-chip memory in vertical video processing
A digital image processor includes an input buffer for storing raster-scanned data. A slice-buffer memory is coupled to the input buffer to store a portion of a vertical slice of said...
|
|
|
6587157 |
Storing digital video broadcast signals
In order to reduce memory requirements in a chip for demodulating digital video broadcast signals, symbol data values stored for a channel equalisation process have their scattered pilots removed,...
|
|
|
6559896 |
Plural image display
In a method of controlling a memory ( 5 ) to allow for a display of at least two images, write and read speeds of writing image data into and reading image data from the memory ( 5 ) are measured (...
|
|
|
6552749 |
Method and apparatus for video motion compensation, reduction and color formatting
A method and apparatus for video motion compensation, power of two reduction and color format conversion is disclosed. The motion compensation engine performs the MPEG-2 functions of half pel...
|
|
|
6545721 |
Video retiming through dynamic FIFO sizing
A method and apparatus for retiming video. Vertical synchronization information (VSI) is detected in an incoming video stream. A VSI is also detected in both as output video stream and a reference...
|
|
|
6529249 |
Video processor using shared memory space
Memory requirements in a video processor and display system are reduced by storing in memory processed video signals for a plurality of regions of a picture, processing video signals for additional...
|
|
|
6525773 |
Image processing device and method with data block flow control
An image processing device of the present invention includes a plurality of processing sections for successively receiving and decoding a plurality of data blocks, which have been obtained by...
|