|
Match
|
Document |
Document Title |
|
|
7599005 |
Method for synchronizing video signals
A method for synchronizing video signals is provided wherein a synchronization state signal is generated which is descriptive for the synchronization of an output of fields/frames with the...
|
|
|
7580078 |
Sync separator apparatus
An input video signal is inputted into a first clamp circuit, and then inputted into a second clamp circuit as a clamped video signal so as to be inputted into a switch circuit. The second clamp...
|
|
|
7535957 |
Transmitter circuit, receiver circuit, clock data recovery phase locked loop circuit, data transfer method and data transfer system
[Problems] To realize a reliable and stable transfer of digital data that does not require a reference clock and a handshake operation. [Means for Solving the Problem] The present invention...
|
|
|
RE40675 |
Method and apparatus for automatic pixel clock phase and frequency correction in analog to digital video signal conversion
A method An apparatus and system for producing a digital video signal from an analog video signal, the analog video signal including an analog video data signal that is raster scanned in lines...
|
|
|
7505055 |
Method and apparatus for auto-generation of horizontal synchronization of an analog signal to a digital display
A method, apparatus, and system for determining a horizontal resolution and a phase of an analog video signal arranged to display a number of scan lines each formed of a number of pixels is...
|
|
|
7502076 |
Method and apparatus for a digital display
A method and apparatus for a digital video display. A digital display device receives an analog signal representing an image formed of pixels in video lines and a signal containing a...
|
|
|
7499106 |
Method and system for synchronizing video information derived from an asynchronously sampled video signal
A method and system for synchronizing video information derived from an asynchronously sampled video signals provide a mechanism for using asynchronous sampling in the front-end of digital video...
|
|
|
7471340 |
Video quality adaptive variable-rate buffering method and system for stabilizing a sampled video signal
A video quality adaptive variable-rate buffering method and system for stabilizing a sampled video signal reduces the buffer size required to compensate for line-to-line variations in an unstable...
|
|
|
7463256 |
Automatic phase adjustment for display
Autophase adjustment is initiated in a display device that digitally displays analog video signals. The autophase adjustment is initiated based on monitoring of at least one of the horizontal and...
|
|
|
7440702 |
Method for transmitting digital image signal, digital image transmitting device, digital image sending device and digital image receiver
A multiplexer of a transmission section generates a clock signal by multiplying a reference clock signal of a digital image signal by a predetermined number âKâ. A parallel digital image signal...
|
|
|
7436456 |
Video device and method for synchronising time bases of video devices
A video system comprises a first video device which transmits a video signal comprising image information and synchronisation information and a second video device which receives the composite...
|
|
|
7432980 |
Method for reducing analog PLL jitter in video application
The present invention provides a method for reducing analog PLL (Phase-lock loop) jitter in video ADC application. The HSync/CSync is replaced with a faked HSync signal to be inputted to PLL during...
|
|
|
7391416 |
Fine tuning a sampling clock of analog signals having digital information for optimal digital display
Method and system for fine tuning frequency and phase of a sampling clock of analog signals (R, G, B) having digital information, for sampling the analog signals within an optimal sampling period,...
|
|
|
7355652 |
Inverse tracking over two different clock domains
A video decoder in which the video source clock is generated entirely in the digital domain is disclosed herein. By creating a virtual version of the source clock in a numeric oscillator, the...
|
|
|
7327400 |
Automatic phase and frequency adjustment circuit and method
The invention is a circuit and method for automatically adjusting the phase and frequency of a pixel clock derived from analog image data. The circuit includes a phase locked loop circuit adapted...
|
|
|
7321398 |
Digital windowing for video sync separation
A processing circuit for a sync signal includes a trial circuit and a windowing circuit. The trial circuit includes a counter that generates a count value proportional to the duration between...
|
|
|
7312833 |
Channel equalizing apparatus and method for digital television receiver
Disclosed is a channel equalizing apparatus and method for a digital television receiver that performs channel equalization using equalizing algorithms. The channel equalizing apparatus includes a...
|
|
|
7298916 |
Image signal processing apparatus and method
When performing A/D conversion on image signals, when reducing noise that is caused by jitter by adjusting the phase of the sampling clocks, even if the input waveform has considerable waveform...
|
|
|
7295248 |
External synchronous signal generating circuit and phase difference measuring circuit
An external synchronous signal circuit comprises: means for measuring a phase difference between the external frame synchronous signal (FRM_SYNC) and the frame synchronous signal (FRM) of the...
|
|
|
7277133 |
Adjusting pixel clock
A pixel clock frequency is adjusted in response to periodically monitoring the relative positions between a video signal to be displayed and a video signal captured. Image shear of the display...
|
|
|
7271844 |
Frame signal phase adjuster
A frame signal phase adjuster comprises units for inputting a parallel clock and a reference signal ( 22 - 4 and 22 - 1 ); generating a frame signal from the reference signal ( 22 - 1 ),...
|
|
|
7268825 |
Digital synchronizing generator
A sync generator (genlock) ( 10 ) for frequency and phase locking an incoming video signal to a system clock ( 12 ) includes a digitizer ( 16, 22 ) for digitizing the incoming video signal to yield...
|
|
|
7209178 |
Optical transfer system having a transmitter and a receiver
An optical transfer system having a transmitter and a receiver converts an externally-applied video signal into an optical signal and restores the optical signal to the original video signal The...
|
|
|
7209135 |
Image display apparatus
The invention provides an image display apparatus that efficiently adjusts a video display even when a change takes place in an input signal. The image display apparatus includes a video input...
|
|
|
7199834 |
Vertical synchronizing signal generation apparatus and video signal processing apparatus
The vertical sync signal generator includes: a vertical sync signal separation circuit for separating a vertical sync signal of an input luminance signal and outputting the separated signal as a...
|
|
|
7193596 |
Display apparatus with reduced noise emission and driving method for display apparatus
A display apparatus has a clock generating circuit, a drive waveform generating circuit, and a display panel. The drive waveform generating circuit is used to generate a drive waveform by using a...
|
|
|
7139040 |
Method to correct non-periodic index event time-of-arrival data in a synchronization system
A system and method for correcting non-periodic event time of arrival data in a control system. The system and methods are particularly applicable to the speed and phase control of a color wheel...
|
|
|
7136109 |
Self-adjusting pixel clock and method therefor
A pixel clock generating circuit is provided in which a digital circuit generates a first signal corresponding to the relative frequency of the pixel clock as compared with a predetermined desired...
|
|
|
7095446 |
Method and device for phase correction of a vertically distorted digital image
A device for correcting the phase of a vertically distorted digital picture receives picture data and a vertical phase correction signal, and assigns lines of the digital picture to a first half...
|
|
|
7091996 |
Method and apparatus for automatic clock synchronization of an analog signal to a digital display
A method and apparatus for estimating a true horizontal resolution by determining a temporal spacing of a cumulated sum pattern of a detected rising feature edge. If the temporal spacing is...
|
|
|
7061541 |
Apparatus and method for compensating a color carrier of an image signal
An apparatus to compensate a color carrier in an image processing system to convert an input analog image signal into a digital image signal includes a detector, a phase-locked loop unit, a...
|
|
|
7015973 |
Method and apparatus for generating coast signal for image processing
A method and an apparatus for generating a coast signal for enabling or disabling a phase comparator in a phase-locked loop of image processing apparatus. The phase-locked loop generates a sampling...
|
|
|
7002634 |
Apparatus and method for generating clock signal
A clock generating apparatus is provided for producing an output clock signal responsive to a source clock signal with a source frequency and a reference clock signal with a reference frequency....
|
|
|
6980255 |
VSB modulator symbol clock processing to reduce jitter/phase noise and sampling artifacts
A translator demodulates a received digital television signal so as to produce a digital data stream, a symbol clock, and a byte clock, wherein the symbol clock and the byte clock are corrupted by...
|
|
|
6956618 |
Apparatus and method for processing image, and an image processing program
An image processing apparatus, which displays an image corresponding to a synchronizing frequency change-image signal, which is obtained by changing a frequency of a synchronizing signal of an...
|
|
|
6933937 |
Pixel clock PLL frequency and phase optimization in sampling of video signals for high quality image display
Pixel clock frequency and optimum sampling phase adjustment is an important requirement in Flat panel display monitors (FPDM) with an analog video interface. This invention proposes a new and more...
|
|
|
6924796 |
Dot-clock adjustment method and apparatus for a display device, determining correctness of dot-clock frequency from variations in an image characteristic with respect to dot-clock phase
The frequency of the dot clock in an image display device is adjusted by calculating a first image characteristic from the differences between adjacent picture elements, varying the phase of the...
|
|
|
6912012 |
Video decoder having lock algorithm that distinguishes between a noisy television signal input and a video recorder signal
A phase-locked loop is provided which is operable to lock the sampling clock (pixel clock) to the incoming horizontal sync pulse contained within composite video information. Given the input signal...
|
|
|
6891572 |
Video signal conversion processing apparatus and method
A signal processing apparatus and method for up or down conversion of an interlace signal with a high degree of accuracy. The frequency of a write system clock supplied from a PLL circuit is...
|
|
|
6856358 |
Phase-increase induced backporch decrease (PIBD) phase recovery method for video signal processing
A method to generate an optimum phase shifted sampling clock for sampling a synchronized video signal A(t) having a synchronization signal SYNC pulse is achieved. The method comprises, first,...
|
|
|
6839092 |
Feed forward error correction in video decoder
In accordance with an embodiment of the present invention a microprocessor in the horizontal phased lock loop reads the horizontal timing with respect to the sync input and provides an increment...
|
|
|
6829014 |
Frequency bounded oscillator for video reconstruction
A frequency range bounder for limiting the frequency of a voltage controlled oscillator uses a multiplexer that responds to comparator inputs indicating whether an input control signal will allow...
|
|
|
6829003 |
Sampling pulse generator of electronic endoscope
A sampling pulse generator for an electronic endoscope that comprises a CDS circuit, OR circuits, a clock pulse generator, a shift counter, first and second switch groups, EEPROM and a CPU, is...
|
|
|
6765563 |
Monolithic integrated circuit implemented in a digital display unit for generating digital data elements from an analog display signal received at high frequencies
A monolithic integrated circuit for use in a digital display unit. The circuit may include an analog-to-digital converter (ADC), a scaler and a clock recovery circuit. The present invention enables...
|
|
|
6753926 |
Circuit for generating sampling clock to stably sample a video signal and display apparatus having the circuit
A liquid crystal display apparatus comprises a PLL circuit, a phase adjuster, a picture-data-sampling circuit, a liquid crystal display driver, a video signal processor, and a liquid crystal...
|
|
|
6738104 |
Robust color wheel phase error method for improved channel change re-lock performance
A new method for phase locking the color wheel in a color field-sequential projection display. At periodic interrupts, the method determines which color wheel index mark should be driven into...
|
|
|
6731349 |
Tuner with at least a first and a second frequency band
The invention relates to a tuner with at least a first and a second frequency band and with means for effecting a switch-over between the frequency bands, which tuner comprises a signal input...
|
|
|
6693628 |
Method and device for monitoring a setting of a phase in flat screens
A method for monitoring the setting of the phase between the pixel clock rate of a graphics card and the sampling clock rate of a flat screen having an analog interface includes the steps of...
|
|
|
6686929 |
Broadband switching drive compensating circuit for a video display device
The present invention relates to a broadband switching drive compensating circuit for a video display device, which comprises a horizontal size detecting unit for detecting a horizontal size; a...
|
|
|
6674482 |
Apparatus for generating sync of digital television
An apparatus for generating a sync of a digital television in which an analog signal inputted to a digital television constantly provides stabilized synchronization regardless of a standard or a...
|