|
Match
|
Document |
Document Title |
|
|
7545382 |
Apparatus, system, and method for using page table entries in a graphics system to provide storage format information for address translation
A graphics system utilizes page table entries to provide information on the storage format used to store graphics data. The page table entries, in turn, may be used for address translation....
|
|
|
7173629 |
Image processor with the closed caption function and image processing method
A memory control unit adjusts and sets the address of an image data area in the memory space of a memory and the address of a window area adjacent to the memory area, using a memory controller. The...
|
|
|
7088371 |
Memory command handler for use in an image signal processor having a data driven architecture
Disclosed is an image signal processor for use in an image processing system. The image signal processor includes a local memory to store data and a memory command handler having a plurality of...
|
|
|
7035991 |
Surface computer and computing method using the same
A surface computer includes an address generator for generating an address for adjusting surface region data concerning at least a storage region and a concurrent computer, provided at a subsequent...
|
|
|
6727905 |
Image data processing apparatus
An image data processing apparatus capable of performing processing at a high speed comprising a DRAM for storing display data including a plurality of first pixel data respectively indicating...
|
|
|
6580432 |
Spread spectrum FIFO and method for storing data for multiple display types
A FIFO memory device, FIFO control method and graphics processing system are disclosed which incorporate spread-spectrum EMI compensation. In one embodiment, a FIFO memory device and method...
|
|
|
6509901 |
Image generating apparatus and a method thereof
An image generating apparatus which includes a frame buffer having a drawing port and a display port for display and including a drawing area containing a graphic image data and a base picture area...
|
|
|
6486885 |
Memory device and method
A memory device for storing a sequential image data in succession and outputting the stored image data is provided. The memory device comprises a memory unit comprising N memory blocks, each memory...
|
|
|
6366287 |
Display device including a cache memory having a plurality of memory segments
A display device is disclosed that includes a cache memory consisting of memory segments, each memory segment being capable of storing an image fragment. A video generator is driven by a video...
|
|
|
6034674 |
Buffer manager
This invention provides a method to control the buffering of encoded video data organized as frames or fields. This method involves determining the picture number of each incoming decoded frame,...
|
|
|
6014126 |
Electronic equipment and liquid crystal display
Electronic equipment comprising a display controller for outputting display data of a first frame frequency, and a frequency converting circuit for converting the display data of the first frame...
|
|
|
5977994 |
Data resampler for data processing system for logically adjacent data samples
A data resampler for a data processing system for logically adjacent data samples is provided. The data resampler includes a memory subsystem for storing samples to be rendered, a digital...
|
|
|
5969707 |
Apparatus and method of mosaic picture processing
A mosaic picture processing apparatus and method is disclosed. The present invention includes a memory device for storing picture data, which include index data, pattern data, and pattern control...
|
|
|
5933861 |
Parallel memory device for image processing utilizing linear transformation
A parallel memory device for an image processing utilizing a linear transformation, capable of achieving simultaneous access in either of various access forms which uses simple hardware and is...
|
|
|
5920302 |
Display scrolling circuit
A display scrolling circuit is provided which can give a variety to a display image by scrolling the display image for every display line without provision of a burden on a processor for computing...
|
|
|
5818466 |
Apparatus for providing multi-layer sprite graphic for an on-screen-graphic of television
A method and apparatus for providing a multi-layer sprite graphic function in video equipment having an on-screen-graphic function where the multi-layer sprite graphic function is realized in...
|
|
|
5812829 |
Image display control system and memory control capable of freely forming display images in various desired display modes
An image display control system stores display data in a memory. A display coordinate generator generates coordinates on a display space, based on a count for use in position control of display...
|
|
|
5774132 |
Video capture computer system using local memory for texture mapping
A graphic apparatus is connected between a host computer and a monitor for admitting video data from a video source to display a picture on the monitor according to commands from the host computer....
|
|
|
5717441 |
Picture data memory with high access efficiency in detecting motion vectors, a motion vector detection circuit provided with the picture data memory, and an address conversion circuit
The address generation unit 166 generates a write address for each picture data to be written in the frame memory 169. The memory control unit 165 writes picture data which have the same Y address...
|
|
|
5701445 |
Generating multilayered pictures by image parameters
An apparatus for generating pictures comprising a memory device, an address generator, a vertical position detector, a register, a horizontal position counter, a processor and a state machine....
|
|
|
5689313 |
Buffer management in an image formatter
This invention provides a method to control the buffering of encoded video data organized as frames or fields. This method involves determining the picture number of each incoming decoded frame,...
|
|
|
5638094 |
Method and apparatus for displaying motion video images
A motion video image displaying apparatus and method of displaying is disclosed for displaying multiple fonts of video images in non-DMA mode for television-game machines. The inventive apparatus...
|
|
|
5635984 |
Multi-picture control circuit and method for electronic still camera
In an electronic still camera which digitizes a video signal to store it in a memory and displays the signal by reproducing means, a multi-picture control circuit and method for an electronic still...
|
|
|
5621881 |
DRAM control device of a CD graphics decoder
A DRAM control device of a CD graphics decoder for reading and writing font data on a DRAM, which is made simple for fabricating the ASIC, allowing it made smaller permitting it applied to a...
|
|
|
5594702 |
Multi-first-in-first-out memory circuit
A multi-first-in-first-out (henceforth "multi-FIFO") memory circuit in accordance with this invention comprises: (1) a plurality of groups of storage elements, for example, each group corresponds...
|
|
|
5586256 |
Computer system using multidimensional addressing between multiple processors having independently addressable internal memory for efficient reordering and redistribution of data arrays between the processors
A computer system includes sixteen data processors each connected to a communication bus. The communication bus comprises a data bus for carrying data, and an address bus for carrying associated...
|
|
|
5572691 |
Apparatus and method for providing multiple data streams from stored data using dual memory buffers
An apparatus and method are disclosed for processing successive frames of data to provide a plurality of data streams containing the data in different orders. In an illustrated embodiment, two...
|
|
|
5493645 |
Controller for accessing an image data memory based on a state of a hard copy printer
An image memory controller having a first address signal generating unit generating a first address signal in response to a state signal representing the operational state of a printer. The first...
|
|
|
5479466 |
Zigzag scanning address generator and method therefor
A zigzag scanning address generator includes a row address generator for generating a row address signal which stops, increases or decreases a present state in response to an enabling signal, and a...
|
|
|
5457777 |
Screen editor for video printer
A screen editor and screen editing method for extracting part of one screen to insert it into another screen includes first and second memories for storing input screen data, an output selection...
|
|
|
5440706 |
Data shuffling apparatus possessing reduced memory
Each of a plurality of pages of video data are shuffled, each of the pages being composed of a plurality of blocks of data, using a data memory having a memory capacity of one page. The one page...
|
|
|
5339160 |
Character display device for synchronizing operation of video ram to operation of CPU
Specific clock periods in each machine cycle MC used by a CPU are used for accessing a video RAM synchronized with the operation of the operation of the CPU and the remaining clock periods of the...
|
|
|
RE34635 |
Method and apparatus for bit operational process
A bit operation processor having a first address operation unit for updating the address of data in units of a byte or multiple bytes for performing operation in units of a byte or multiple bytes....
|
|
|
5121210 |
Video composing system using special effect apparatus
A video composing system for producing special effects comprising two special effect circuits each of which includes: a video display, a write-in address generator, a read-out address generator...
|
|
|
5051734 |
Special effects using polar image coordinates
Special effects using polar image coordinates produce a new class of television special effects, such as spherical mapping and kaleidoscope effects. Rectangular coordinates for an input image are...
|
|
|
5018076 |
Method and circuitry for dual panel displays
A data processing system includes a video controller and a flat panel display system. The flat panel display system includes first and second flat panel displays adapted so as to appear to be...
|
|
|
5016876 |
Video display co-processor for use in a video game
Disclosed is a bit mapped raster display video game that includes a Direct Memory Access ("DMA") co-processor especially adapted for providing real-time animation of the image data. The DMA...
|
|
|
5016191 |
Half toning pixel processor
A pixel processor converts data indicating origin, direction, length and intensity of each of a set of lines forming a picture into a half tone bit map on the picture. The pixel processor organizes...
|
|
|
4951230 |
Method and apparatus for tiling an image
A memory device having a plurality of addressable memory locations, each of which can be defined uniquely by an address having an X component and a Y component. The locations correspond...
|
|
|
4933877 |
Bit map image processing apparatus having hardware window function
A bit map image processing apparatus includes a window detector for detecting a window position on a screen and a frame memory for storing image data. The frame memory has p 2-port memories each...
|
|
|
4931954 |
Image storage system and method of storing images such that they are displayed with gradually increasing resolution
A series of data access is performed wherein a representative pixel of each divided region obtained by dividing an original image frame into a plurality of regions is sequentially accessed while...
|
|
|
4920504 |
Display managing arrangement with a display memory divided into a matrix of memory blocks, each serving as a unit for display management
In a display managing arrangement comprising a display memory and a display memory controller for accessing the display memory to display a selected area of an image datum with the selected area...
|
|
|
4885699 |
Data processing apparatus for editing, filing, and printing image data by means of visual observation of the data on a display screen
An image processing apparatus comprises a memory for storing image data and character data, a display for displaying data stored in said memory means, and a three-address generating section for...
|
|
|
4884220 |
Address generator with variable scan patterns
An apparatus for reading a first addressable memory and writing into a second addressable memory wherein the first addressable memory is logically arranged in a rectangular matrix and is scanned at...
|
|
|
4849937 |
Digital delay unit with interleaved memory
A first memory cell array (84) has an even address space and a second memory cell array 94 has an odd address space. The memory cell arrays (84, 94) are alternately accessed by even address signals...
|
|
|
4839826 |
Affine conversion apparatus using a raster generator to reduce cycle time
An image processing apparatus including an affine conversion address generator, an image read memory, and an image write memory are connected via a control bus. The image read and write memories...
|
|
|
4827432 |
Image data operation processing apparatus
An image data operation processing apparatus having a controller for transferring specified image data and generating various processing commands in accordance with an operation command input from...
|
|
|
4799173 |
Transformation circuit to effect raster operations
Circuitry to enable pixel signals, which represent information that is stored in a first section of memory (and which information defines an image, or images to be viewed on a CRT display) to be...
|
|
|
4766427 |
Display apparatus with display screen splitting function
A display apparatus for displaying any data on split blocks on a display screen of a CRT. The apparatus comprises a circuit for producing a horizontal address and a vertical address of a display...
|
|
|
4748504 |
Video memory control apparatus
The video memory control apparatus of the present invention has the first and second counters for repetitiously counting the clock signal at an interval of the display cycle period. The second...
|