|
Match
|
Document |
Document Title |
|
|
7583270 |
Image processing apparatus
An image processing apparatus capable of performing flexible, high speed processing, wherein a memory region emptied due to a change of display resolution can be used as a texture memory, increase...
|
|
|
7580042 |
Systems and methods for storing and fetching texture data using bank interleaving
In systems and methods for graphic reproduction of an image including textural information, multiple rows or blocks of texture data can be retrieved from system memory in response to the single...
|
|
|
7551178 |
Apparatuses and methods for processing graphics and computer readable mediums storing the methods
An apparatus according to an example embodiment of the present invention, may process data of a present span. During processing, data corresponding to an address of the start data of the next span...
|
|
|
7545382 |
Apparatus, system, and method for using page table entries in a graphics system to provide storage format information for address translation
A graphics system utilizes page table entries to provide information on the storage format used to store graphics data. The page table entries, in turn, may be used for address translation....
|
|
|
7528841 |
Image transformation apparatus, image transformation circuit and image transformation method
An image transformation apparatus is provided, which includes a modeling unit 5 that calculates the coordinates of vertices of each polygon and calculates a pre-filter coefficient corresponding...
|
|
|
7528838 |
Video memory management
A video memory manager manages and virtualizes memory so that an application or multiple applications can utilize both system memory and local video memory in processing graphics. The video memory...
|
|
|
7505301 |
Apparatus and method of driving memory for display device
A display driver having Dynamic Random Access Memory (DRAM) cells and a method of controlling the timing of the display driver are disclosed. The display driver includes memory cells each of which...
|
|
|
7492373 |
Reducing memory bandwidth to texture samplers via re-interpolation of texture coordinates
Apparatus, systems and methods for reducing memory bandwidth to texture samplers via re-interpolation of texture coordinates includes at least one texture sampler coupled to at least one shader...
|
|
|
7425954 |
Systems and methods for providing signal-specialized parametrization
Systems and methods are provided for optimizing a parametrization scheme in accordance with information about the surface signal. A surface parametrization is created to store a given surface...
|
|
|
7417639 |
Drawing device and information processing apparatus
There are provided a drawing device and an information processing apparatus which are capable of reading out texture data from a memory at a high speed. A storage circuit stores respective...
|
|
|
7397477 |
Memory system having multiple address allocation formats and method for use thereof
A system and method for decoding memory addresses for accessing a memory system having a plurality of blocks of memory for storing data at addressable memory locations. Memory addresses are decoded...
|
|
|
7333097 |
Display apparatus and method capable of rotating an image
A system for translating a portrait-oriented software address to a portrait-oriented yet landscape-configured display address. Based on the orientation of a display device, an address translation...
|
|
|
7236177 |
Processing digital video data
In general, the invention is directed toward a device for processing digital video data, such as an encoder, a decoder or an encoder/decoder (CODEC). The device makes use of an innovative...
|
|
|
7173629 |
Image processor with the closed caption function and image processing method
A memory control unit adjusts and sets the address of an image data area in the memory space of a memory and the address of a window area adjacent to the memory area, using a memory controller. The...
|
|
|
7154501 |
Method and apparatus for three-dimensional parallax drawing
A three dimensional parallax drawing system for use in three dimensional graphics or virtual reality is disclosed. The parallax drawing system includes a three dimensional address generator which...
|
|
|
7136070 |
System, method and computer program product for using an arbitrary quantity as texture address
A system, method and computer program product are provided for programmable pixel processing in a computer graphics pipeline. In one embodiment of the present invention, a computed arbitrary...
|
|
|
7129953 |
Two dimensional buffer pages
Methods and apparatus for storing data using two-dimensional arrays mapped to memory locations. In one implementation, a buffer page system includes: a data source, providing data elements in a...
|
|
|
7114023 |
Non-sequential access pattern based address generator
An address generator is provided with an input to receive a base address for an array of storage locations, an offset generator to generate a number of offsets, and a combiner coupled to the input...
|
|
|
7109999 |
Method and system for implementing programmable texture lookups from texture coordinate sets
A method and system for implementing programmable texture lookups from texture coordinate sets. The method includes the step of generating a plurality of texture coordinates using a shader module....
|
|
|
7102646 |
Demand-based memory system for graphics applications
A memory system and methods of operating the same that drastically increase the efficiency in memory use and allocation in graphics systems. In a graphics system using a tiled architecture, instead...
|
|
|
7035991 |
Surface computer and computing method using the same
A surface computer includes an address generator for generating an address for adjusting surface region data concerning at least a storage region and a concurrent computer, provided at a subsequent...
|
|
|
7023443 |
Memory management apparatus and method for preventing image tearing in video reproducing system
A memory management apparatus and method for protecting an image tearing in the video system. The memory management apparatus includes a scaler that converts the format of input image data into a...
|
|
|
7002587 |
Semiconductor device, image data processing apparatus and method
A semiconductor device and an image data processing apparatus are capable of easily realizing address control, simplifying a circuit for address control, and easily realizing access to image data...
|
|
|
6956578 |
Non-flushing atomic operation in a burst mode transfer data storage access environment
A z-unit for a three-dimensional graphics system is provided having a read buffer and a write buffer. The read buffer stores read requests and the write buffer stores write requests. The read and...
|
|
|
6940519 |
Graphics processor, graphics card and graphics processing system
A graphics processor includes a shading processing section which subjects pixel data to a shading process, a first path which permits map data and texture data output from a video memory to be...
|
|
|
6873335 |
Graphics memory system for volumeric displays
A graphics memory system for managing image data for a volumetric display that displays volumetric images, the system including a first buffer memory with a first predefined address space for...
|
|
|
6836272 |
Frame buffer addressing scheme
A graphics system includes a frame buffer that includes one or more memory devices and a frame buffer interface coupled to the frame buffer. Each memory device in the frame buffer includes N banks....
|
|
|
6836273 |
Memory management method, image coding method, image decoding method, image display method, memory management apparatus, and memory management program storage medium
A method increases the efficiency of a memory bank and greatly reduces the risk of erasure of frame data which are required for coding, decoding or display. FM1 a , FM1 b , FM2 a and FM2 b are...
|
|
|
6819326 |
Memory address translation for image processing
A memory device ( 118 ) may use a burst access mode to access a number of consecutive data words by giving one read or write command. These data bursts represent non-overlapping data-units in the...
|
|
|
6801204 |
Checkerboard buffer using memory blocks
Methods and apparatus for storing and retrieving data in parallel but in different orders. In one implementation, data for pixels is stored according to a checkerboard pattern, alternately between...
|
|
|
6801209 |
Method and apparatus for storing data in a block-based memory arrangement
A method and apparatus for storing image/video data in a memory device. The method includes receiving an image consisting of a plurality of pixels. In addition, the method includes generating...
|
|
|
6795062 |
Screen driver with animation circuit
A screen driver for a liquid crystal display screen includes an internal animation circuit for displacing data on a screen. The animation circuit also process data, such as modifying data between a...
|
|
|
6784885 |
Method and apparatus for three-dimensional parallax drawing
A three dimensional parallax drawing system for use in three dimensional graphics or virtual reality is disclosed. The parallax drawing system includes a three dimensional address generator which...
|
|
|
6753856 |
System and method for dynamic correction of display characteristics
A system and method for dynamically correcting display characteristics to compensate for non-uniformities is disclosed. In the preferred embodiment, the display screen is divided into logical...
|
|
|
6744439 |
Reconfigurable color converter
A digital image processing circuit for replacing an input code associated with a pixel of the image with an output code selected in a first memory containing a set of codes, including an input bus...
|
|
|
6734868 |
Address generator for video pixel reordering in reflective LCD
An address generator for a pixel shuffler used in a relective liquid crystal display (RLCD) digital video system, and a pixel shuffler incorporating such an address generator. The address generator...
|
|
|
6732252 |
Memory interface device and memory address generation device
A memory interface device of the present invention includes: an input buffer including a plurality of input areas; an output buffer including a plurality of output areas; and a control section for...
|
|
|
6680738 |
Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator
A graphics controller for a System-On-a-Chip (SOC) used with a battery-powered device allows for reduced-power display modes. The microprocessor writes to a frame buffer that is a single,...
|
|
|
6667744 |
High speed video frame buffer
A device for storing pixel information for displaying a graphics image on a display includes a frame buffer and a processor. The information includes an intensity value and a value associated with...
|
|
|
6661423 |
Splitting grouped writes to different memory blocks
A memory array management unit suitable for use in a computer graphics system is described. The unit is especially designed to facilitate the storage of tiles of graphics data. Alignment detection...
|
|
|
6657636 |
Burst signal generation for pipelined access to AMBA bus
A method of transferring a block of graphics data for display on a screen along a data bus between a processing block and a plurality of addresses in memory comprising the steps of (A) generating a...
|
|
|
6628289 |
Rendering apparatus and method, and storage medium
A rendering apparatus has an image generation unit for generating a source image, an address generation unit for generating the read and write addresses of a bitmap memory, a DMA read unit for...
|
|
|
6614443 |
Method and system for addressing graphics data for efficient data access
A method and apparatus for mapping graphics data of a texture map into virtual two-dimensional (2D) memory arrays implemented in a one-dimensional memory space. The texture map is partitioned into...
|
|
|
6608626 |
Hardware rotation of an image on a computer display
An address generator (FIG. 6 ) of a display controller ( 16 ) includes an adder ( 62 ) that repetitively adds an image-row-offset value to the address generator's address output so that data...
|
|
|
6603481 |
Geometry processor capable of executing input/output and high speed geometry calculation processing in parallel
The geometry processor includes mutually independent first and second external interface ports connected to a host processor, and a rendering processor, respectively, and a geometry calculation...
|
|
|
6556209 |
Memory apparatus of digital video signal
A memory apparatus of a digital video signal for storing color compressed video data is disclosed, the color compressed video data being compressed video data that represents components of three...
|
|
|
6392619 |
Data transfer device and liquid crystal display device
In a data transfer circuit, a hold signal generating circuit generates and outputs a hold signal Hold when transmission data is equal to transmission data one cycle before, and sets a 3-state...
|
|
|
6362827 |
Apparatus and method for displaying a plurality of generated video images and externally supplied image data
Picture data read out from a VRAM 18 are sent via line buffers 75 a to 75 d to a selection synthesis unit 63 . The line buffer 75 d receives picture data supplied from outside for sending...
|
|
|
6362824 |
System-wide texture offset addressing with page residence indicators for improved performance
A method and apparatus are disclosed for achieving improved mipmapped texture mapping performance in computer graphics systems. Page residence indicators obviate the need for address comparisons...
|
|
|
6340973 |
Memory control unit and memory control method and medium containing program for realizing the same
A transfer-target unit outputs commands for data reading and data writing. An address generator generates control signals in accordance with the commands, and outputs the number of bytes of data...
|