|
Match
|
Document |
Document Title |
|
|
7584242 |
Printing control apparatus, system and method
The printing system of the present invention enables the display of information to an operator indicating that printing has been halted even when it is the host computer that causes the halt in...
|
|
|
7551177 |
Methods and apparatus for retrieving and combining samples of graphics information
Disclosed are methods and apparatus for accomplishing the fetching or sampling of channels of pixels or texels such as neighboring pixels or texels or non-neighboring pixels or texels in a...
|
|
|
7460130 |
Method and system for generation, storage and distribution of omni-directional object views
Image acquisition refers to the taking of digital images of multiple views of the object of interest. In the processing step, the constituent images collected in the image acquisition step are...
|
|
|
7456838 |
System and method for converting a vertex program to a binary format capable of being executed by a hardware graphics pipeline
A system, method and computer program product are provided for programmable vertex processing. Initially, a vertex program is identified including branch labels and instruction sequences with...
|
|
|
7327373 |
3D dither algorithm
A four-time resolution refinement of 3D-dither algorithm is provided in this present invention. A 4×2 pixel-block is treated as an observed unit in this present invention, which includes two 2×2...
|
|
|
7310099 |
Information handling system including detection of inappropriate video connection
A method for detecting an inappropriate video connection in an information handling system (“IHS”) that includes an integrated video controller, the integrated video controller operable to be...
|
|
|
7298375 |
Arithmetic logic units in series in a graphics pipeline
An arithmetic logic stage in a graphics pipeline is described. The arithmetic logic stage includes a plurality of series-coupled scalar arithmetic logic units, each unit for performing an...
|
|
|
7280112 |
Arithmetic logic unit temporary registers
An arithmetic logic unit (ALU) in a graphics processor is described. The ALU includes circuitry for performing an operation using a first set of pixel data. The first set of pixel data is resident...
|
|
|
7280111 |
API communications for vertex and pixel shaders
A three-dimensional API for communicating with hardware implementations of vertex shaders and pixel shaders having local registers. With respect to vertex shaders, API communications are provided...
|
|
|
7268786 |
Reconfigurable pipeline for low power programmable processor
A graphics processor has elements of a graphics pipeline coupled by distributors. The distributors permit the process flow of pixel packets through the pipeline to be reconfigured in response to a...
|
|
|
7248260 |
Image generation system, program, information storage medium and image generation method
An α-value αP 1 corresponding to a Z-value of each pixel in an original image and an α-nonuniformity setting α-value a UP which is a nonuniform α-value in a virtual plane are synthesized into...
|
|
|
7222305 |
Method of sharing a desktop with attendees of a real-time collaboration
A method of facilitating the reproduction of a presenter's desktop for attendees of a real-time collaboration. A bound portion of the desktop (the portion shared with the attendees) is logically...
|
|
|
7202872 |
Apparatus for compressing data in a bit stream or bit pattern
One embodiment of the present invention is directed to a graphics system comprising logic for generating a mask that identifies bits within a plurality of bits that are not to be impacted by a...
|
|
|
7167184 |
Method and apparatus to calculate any porter-duff compositing equation using pre-defined logical operations and pre-computed constants
A method of performing a blending operation between a first pixel having a first pixel alpha value and a first pixel color data value and a second pixel having a second pixel alpha value and a...
|
|
|
7164483 |
Optimal approach to perform raster operations
Raster operations (ROPs) are executed using a few core blocks which implement the logical operations (e.g., AND, OR, XOR) forming the basis for the raster operations. In an embodiment, the core...
|
|
|
7142221 |
Display drive control device and electric device including display device
In a system including a color liquid crystal panel, a drive control device for driving the panel, and a microprocessor, the drive control device reduces the burden on the microprocessor as well as...
|
|
|
7116337 |
Transparent depth sorting
Methods and systems for transparent depth sorting are described. In accordance with one embodiment, multiple depth buffers are utilized to sort depth data associated with multiple transparent...
|
|
|
7091982 |
Low power programmable processor
A graphics processor is disclosed having a programmable Arithmetic Logic Unit (ALU) stage for processing pixel packets. Scalar arithmetic operations are performed in the ALUs to implement a...
|
|
|
7061499 |
Image drawing apparatus
An image drawing apparatus includes a first data reading unit which stores a source image data into a first image data buffer. A second data reading unit reads a destination image data from a...
|
|
|
7061494 |
Method and apparatus for hardware optimization of graphics pipeline functions
A method and apparatus for optimizing processing of graphics data. An equation for use in processing graphics data is simplified by identifying variables in the equation that remain constant over a...
|
|
|
7030887 |
Methods and systems for transparent depth sorting
Methods and systems for transparent depth sorting are described. In accordance with one embodiment, multiple depth buffers are utilized to sort depth data associated with multiple transparent...
|
|
|
7027060 |
Method and apparatus for accelerating 2-D graphic data
Provided are a method and apparatus for accelerating graphic data which can reduce the computational complexity of graphic processing data. The method of accelerating two-dimensional graphic data...
|
|
|
7006101 |
Graphics API with branching capabilities
A system, method and computer program product are provided for branching during programmable processing utilizing a graphics application program interface in conjunction with a hardware graphics...
|
|
|
7002588 |
System, method and computer program product for branching during programmable vertex processing
A system, method and computer program product are provided for branching during graphics processing. Initially, a first operation is performed on data. In response to the first operation, a...
|
|
|
6982721 |
Division unit for use in 3D computer graphics system
Disclosed is a division unit for use in a three-dimensional (3D) computer graphics system. The division unit can reduce an area and power consumption thereof by removing more significant bits from...
|
|
|
6980217 |
Integration of video processing into a block move engine
An apparatus comprising a data modification circuit and a composite circuit. The data modification circuit may be configured to generate a first output data stream in response to a first one or...
|
|
|
6972770 |
Method and apparatus for performing raster operations in a data processing system
A method and apparatus in a data processing system for performing a raster operation of graphics data. A system memory and a video memory is included in the data processing system. The system...
|
|
|
6956577 |
Embedded memory system and method including data error correction
A system and method for accessing a memory array where retrieved data is stored in a memory and upon the writing of the data in its modified form, the originally stored data is updated with the...
|
|
|
6873335 |
Graphics memory system for volumeric displays
A graphics memory system for managing image data for a volumetric display that displays volumetric images, the system including a first buffer memory with a first predefined address space for...
|
|
|
6784893 |
Raster operation unit
A method, graphics engine boolean logic unit and digital video system that provide a raster operation unit capable of providing a raster and non-raster operation function(s) is provided. The raster...
|
|
|
6784888 |
Method and apparatus for executing a predefined instruction set
The occurrence of an (n+m) input operand instruction that requires more than n of its input operands from an n-output data source is recognized by a programmable vertex shader (PVS) controller. In...
|
|
|
6762764 |
System and method for processing image, and compiler for use in this system
An image processing system comprises: a plurality of operation pipelines to operate an inputted image data; a switching channel to switch a data transfer path to input operation results, which are...
|
|
|
6755745 |
Display control with fewer amounts of data in game system
By using a unique display control technique, game images are provided, in which characters can be displayed in different poses with a limited-capacity memory area. Both image data corresponding to...
|
|
|
6753870 |
Graphics system configured to switch between multiple sample buffer contexts
A graphics system comprising a programmable sample buffer and a sample buffer interface. The sample buffer interface is configured to (a) buffer N streams of samples in N corresponding input...
|
|
|
6753866 |
Parallel processing processor and parallel processing method
A parallel processing processor for processing images including α data indicative of pixel transparency. The parallel processing processor comprises: a plurality of execution units for executing...
|
|
|
6741255 |
Method, apparatus and computer program product for using deferred execution for a tiling pull model in a tiled image processing architecture
Apparatus, methods, systems and computer program products are disclosed that optimize the application of deferred image operations on a tiled source image. The invention dynamically creates a data...
|
|
|
6734863 |
Display controller for display apparatus
A display controller for a display apparatus having a memory function which can reduce power consumption efficiently is disclosed. A rewriting comparison circuit detects whether or not rewriting of...
|
|
|
6731294 |
Vector engine with pre-accumulation buffer and method therefore
A method and apparatus for reducing latency in pipelined circuits that process dependent operations is presented. In order to reduce latency for dependent operations, a pre-accumulation register is...
|
|
|
6677953 |
Hardware viewport system and method for use in a graphics pipeline
A system and method are provided for a dedicated hardware-implemented viewport operation in a graphics pipeline. Included is a transform/lighting module for transforming and lighting vertex data....
|
|
|
6650330 |
Graphics system and method for processing multiple independent execution threads
A method, apparatus and article of manufacture are provided for sequencing graphics processing in a transform or lighting operation. A plurality of mode bits are first received which are indicative...
|
|
|
6650325 |
Method, apparatus and article of manufacture for boustrophedonic rasterization
A method, apparatus and article of manufacture are provided for performing rasterization using alternating sense point traversal. Upon receipt of a primitive, i.e. a triangle, a plurality of points...
|
|
|
6628290 |
Graphics pipeline selectively providing multiple pixels or multiple textures
A method and graphics accelerator apparatus for pipelined generation of output values for a sequence of pixels, with generation of output values for each of at least two textured pixels during each...
|
|
|
6628289 |
Rendering apparatus and method, and storage medium
A rendering apparatus has an image generation unit for generating a source image, an address generation unit for generating the read and write addresses of a bitmap memory, a DMA read unit for...
|
|
|
6624819 |
Method and system for providing a flexible and efficient processor for use in a graphics processing system
A method and system for processing graphics data in a computer system are disclosed. The method and system including providing a general-purpose processor and providing a vector co-processor...
|
|
|
6549211 |
System and method for increasing the efficiency and reliability of the storage of sequential data
A method, apparatus and system for storing data wherein pieces of data are selectively combined at times when a storage device is not able to accept requests to store data for a duration sufficient...
|
|
|
6549210 |
Method and apparatus for cache index hashing
The invention provides a method of generating cache indexes that reduces the likelihood that adjacent addresses will map to the same cache regions. The hashing process is optimized to be sensitive...
|
|
|
6549209 |
Image processing device and image processing method
The object is to increase the efficiency of processing by conferring the residual image function on hardware and to provide an image processing device wherein processing is implemented at higher...
|
|
|
6538657 |
High-performance band combine function
A high-performance band combine function to transform a source image of n bands to a destination image of m bands. A source image vector is multiplied with a transformation matrix having n+1...
|
|
|
6437790 |
Apparatus for bit operational process
A bit operation processor having a first address operation unit for updating the address of data in units of byte or multipled bytes for performing operation in units of byte or multiple of bytes,...
|
|
|
6429873 |
Addressing of monolithic texture maps
A method and circuit for determining the address of texture maps in memory, when only the base address of the primary texture map is known. The various maps associated with a given texture are...
|