|
Match
|
Document |
Document Title |
|
|
7595804 |
Systems and methods for displaying individual processor usage in a multiprocessor system
A display of CPU utilization in a multiprocessor system is provided. This feature illustrates processor utilization and application group assignments to CPUs and clusters of CPUs. Various graphic...
|
|
|
7584321 |
Memory address and datapath multiplexing
Circuits, methods, and apparatus for multiplexing addresses and data at a memory interface such that multiple data widths are provided without the need to change a motherboard or other printed...
|
|
|
7561116 |
Multiple display monitor
A monitor having multiple displays within the same housing. The displays may be, for example, separate LCD panels that are placed in close proximity to one another so as to give the appearance of a...
|
|
|
7557809 |
Memory access methods in a unified memory system
The basic section of the multimedia data-processing system includes a CPU 1100 , an image display unit 2100 , a unified memory 1200 , a system bus 1920 , and devices 1300, 1400 , and 1500 ...
|
|
|
7555527 |
Efficiently linking storage object replicas in a computer network
A system and method for efficiently linking together replicas of a storage object. The location of a first replica of the storage object may be stored on a node in a network. When new replicas of...
|
|
|
7542045 |
Electronic system and method for display using a decoder and arbiter to selectively allow access to a shared memory
An electronic system, an integrated circuit and a method for display are disclosed. The electronic system contains a first device, a memory and a video/audio compression/decompression device such...
|
|
|
7523324 |
Method and apparatus for improving bus master performance
A method and apparatus are disclosed for performing dynamic arbitration of memory accesses by a CPU and at least one bus master interface module based on, at least in part, monitoring a CPU...
|
|
|
7522171 |
On-the-fly reordering of 32-bit per component texture images in a multi-cycle data transfer
A system of processing data in a graphics processing unit having a core configured to process data in hexadecimal form and other graphics modules configured to process data in quads includes a...
|
|
|
7515293 |
Image forming apparatus and method of acquiring memory area
An image forming apparatus and a method of acquiring a memory area are disclosed for preventing a problem that image data cannot be converted due to failure of memory acquisition. The image forming...
|
|
|
7495669 |
Image processing apparatus and image processing method
To provide an image processing technique compatible with both a CCD and a CIS, which controls storage of image data read by each device in a memory and the read of the stored data for each...
|
|
|
7483041 |
Method and apparatus for titling
Some embodiments of the invention provide a method for presenting computer-generated characters. The method defines several frames for a character and sequentially presents the frames. Each frame...
|
|
|
7483032 |
Zero frame buffer
Circuits, methods, and apparatus that allow the elimination of a frame buffer connected directly to a graphics processing unit. The graphics processing unit includes an on-chip memory. Following...
|
|
|
7474311 |
Device and method for processing video and graphics data
A device for processing video and graphics data includes a component and a main random access memory containing video and graphics data. The component includes a processing unit, and a...
|
|
|
7463268 |
Providing 3D graphics across partitions of computing device
A computing device has a graphics hardware device employed to display graphics on a display, and is partitioned to include a video services partition (VSP) instantiated at least in part to provide...
|
|
|
7460126 |
Scalable method and system for streaming high-resolution media
A system and method for distributing data (e.g., imaging data such as pixels, or 3D graphics data such as points, lines, or polygons) from a single or a small number of data sources to a plurality...
|
|
|
7436408 |
Computer program for generating pictures
First and second areas are designated in a source picture. A start picture is generated from a portion of the source picture which extends in the first area. An end picture is generated from a...
|
|
|
7417637 |
Fairly arbitrating between clients
An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests...
|
|
|
7400327 |
Apparatus, system, and method for a partitioned memory
A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a...
|
|
|
7310332 |
Network switch memory interface configuration
A network switch for network communications includes a first data port interface, wherein the first data port interface supports a plurality of data ports for transmitting and receiving data at a...
|
|
|
7307667 |
Method and apparatus for an integrated high definition television controller
A method and an apparatus for an integrated high definition television controller are described. The integrated high definition digital television controller includes two or more the following...
|
|
|
7304656 |
Device for digital display of a video image
The present invention relates to a device for digital display of a video image using time-division modulation. This device is intended to display a video image during a video frame comprising a...
|
|
|
7298377 |
System and method for cache optimized data formatting
A system and method for cache optimized data formatting is presented. A processor generates images by calculating a plurality of image point values using height data, color data, and normal data....
|
|
|
7271808 |
Image display control method and image display control apparatus
When a contention is detected between a memory write address and a display read address in a memory circuit which stores display data, a host retry pulse generating circuit generates a display read...
|
|
|
7268785 |
System and method for interfacing graphics program modules
A system and method for interfacing graphics program modules written to execute on a plurality of functional units of a graphics processor using a shared memory. A central processing unit (CPU)...
|
|
|
7256790 |
Video and graphics system with MPEG specific data transfer commands
A video and graphics system includes a video decoding system for processing compressed video data. The compressed video data includes MPEG-2 video data containing SDTV video data or HDTV video...
|
|
|
7248267 |
Method and apparatus for simulated direct frame buffer access for graphics adapters
A method, data processing system, and computer instructions for simulating direct frame buffer access. A request for access to a frame buffer memory is received from an application. A portion of...
|
|
|
7221369 |
Apparatus, system, and method for delivering data to multiple memory clients via a unitary buffer
Apparatus, system, and method for delivering data to multiple memory clients are described. In one embodiment, a graphics processing apparatus includes an output pipeline including a set of memory...
|
|
|
7206003 |
Controller-driver, display device, and display method
A controller-driver, a method of driving the controller-driver, and a method of processing image data enabling scroll or other various functions without adding a storage capacity of a display...
|
|
|
7158140 |
Method and apparatus for rendering an image in a video graphics adapter
In accordance with the invention, a video source is received by a first video adapter. The video source is captured in the video memory associated with the first VGA. The stored video source is...
|
|
|
7154515 |
Method and apparatus for reducing printing artifacts of stitched images
A method and apparatus for eliminating artifacts in images formed using more than one image segment. A buffer region associated with two adjacent image segments is defined wherein the intensity...
|
|
|
7116331 |
Memory controller hub interface
A memory controller hub includes a graphics subsystem adapted to perform graphics operations on data, and interface circuitry adapted selectively to couple the graphics subsystem to a local memory...
|
|
|
7106339 |
System with local unified memory architecture and method
Local memory associated with one or more companion devices within a system is mapped into a system memory for use by an application processor.
|
|
|
7079148 |
Non-volatile memory parallel processor
The invention includes a parallel processor. The parallel processor includes a plurality of non-volatile memory cells. The parallel processor additionally includes a plurality of processor...
|
|
|
7073033 |
Memory model for a run-time environment
A memory model for a run-time environment is disclosed that includes a process-specific area of memory where objects in call-specific area of memory and session-specific area of memory can be...
|
|
|
7042454 |
Method and apparatus for displaying distributed multiresolution scenes
A visualization console acquires a 3D data set representing a 3D scene. The visualization console then transfers at least some of the 3D objects within the 3D scene to a pool of workstations. The...
|
|
|
7035976 |
Content recording apparatus
A content recording apparatus that writes, when a recording instruction is issued, into a first area of a recording medium predetermined information indicating a predetermined value, records into a...
|
|
|
6999086 |
Video communication terminal and method of controlling memory access in the same
A communication method apparatus are disclosed, including a common bus; a plurality of multiplexers that communicate with the common bus; a plurality of memories, each in communication with a...
|
|
|
6947052 |
Visual program memory hierarchy optimization
In general, and in a form of the present invention, a method is provided for reducing execution time of a program executed on a digital system by improving hit rate in a cache of the digital...
|
|
|
6947050 |
Method of implementing an accelerated graphics/port for a multiple memory controller computer system
An architecture for storing, addressing and retrieving graphics data from one of multiple memory controllers. In a first embodiment of the invention, one of the memory controllers having an...
|
|
|
6937232 |
Overdrive system and method of operating overdrive system
An overdrive system for driving a display device. A host machine includes a display interface for connecting with the display device. The display interface includes a display chip and a video...
|
|
|
6924810 |
Hierarchical texture cache
A dynamically configurable portion of a cache shared between central processing and graphics units in a highly integrated multimedia processor is engaged as a secondary level in a hierarchical...
|
|
|
6917365 |
Processor provided with a slow-down facility through programmed stall cycles
A processor executes image processing under control of a clock facility, such that a sequence of C effective clock cycles will effect a processing operation of a predetermined amount of image...
|
|
|
6891543 |
Method and system for optimally sharing memory between a host processor and graphics processor
A method and system according to the present invention provide for sharing memory between applications running on one or more CPUs, and acceleration co-processors, such as graphics processors, of a...
|
|
|
6885378 |
Method and apparatus for the implementation of full-scene anti-aliasing supersampling
According to one embodiment, a computer system is disclosed. The computer system includes a graphics accelerator and a graphics cache coupled to the graphics accelerator. The graphics cache stores...
|
|
|
6853382 |
Controller for a memory system having multiple partitions
A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a...
|
|
|
6842180 |
Opportunistic sharing of graphics resources to enhance CPU performance in an integrated microprocessor
An electronic device that has an integrated central processing unit (CPU) including a pre-fetch stride analyzer and an out-of-order engine is provided. The electronic device also has a graphics...
|
|
|
6801208 |
System and method for cache sharing
A system and method for cache sharing. The system is a microprocessor comprising a processor core and a graphics engine, each coupled to a cache memory. The microprocessor also includes a driver to...
|
|
|
6791556 |
Multiframe rendering of video data on a general purpose computer
Processing video data with a combination of one or more operations, such as special effects, on a general-purpose computer may be improved by enabling one or more operations to access and process...
|
|
|
6704021 |
Method and apparatus for efficiently processing vertex information in a video graphics system
A video graphics system ( 300 ) employs a method and apparatus for efficiently processing vertex information required to render graphics primitives requested for display by an application ( 313 ),...
|
|
|
6693640 |
Image processing apparatus and image processing system using the apparatus
An image processing apparatus is composed of a plurality of function processing units for performing image processing, a high priority function selection part for selecting functions, execution of...
|