|
Match
|
Document |
Document Title |
|
|
7623133 |
Method and apparatus for displaying data from multiple frame buffers on a single display device
A computer system including a processor, a display, and a graphics unit coupled between the processor and the display, in which the processor is configured to perform multi-display operations which...
|
|
|
7619631 |
Methods and systems for performing anti-aliasing operations with multiple graphics processing units
A technique for performing an anti-aliasing operation by multiple graphics processing units includes utilizing a first graphics processing unit to generate a first subset of filtered data resulting...
|
|
|
7612780 |
Optimized memory addressing
Embodiments of the present invention relate to accessing a first pair of adjacent data blocks using a first channel of a dual channel memory device; and simultaneously accessing a second pair of...
|
|
|
7609273 |
Pixel load instruction for a programmable graphics processor
A pixel load instruction for a programmable graphics processor. The pixel load instruction may be used during processing of graphics data to load graphics data from a writable output buffer into a...
|
|
|
7595804 |
Systems and methods for displaying individual processor usage in a multiprocessor system
A display of CPU utilization in a multiprocessor system is provided. This feature illustrates processor utilization and application group assignments to CPUs and clusters of CPUs. Various graphic...
|
|
|
7592970 |
Tiled electronic display structure
A tiled display device is formed from display tiles having picture element (pixel) positions defined up to the edge of the tiles. Each tile includes a memory which stores display data, and pixel...
|
|
|
7589745 |
Image signal processing circuit and image display apparatus
An image signal processing circuit, comprising: a first memory part; a second memory part; and a control circuit which controls the first memory part and the second memory part, wherein the image...
|
|
|
7584321 |
Memory address and datapath multiplexing
Circuits, methods, and apparatus for multiplexing addresses and data at a memory interface such that multiple data widths are provided without the need to change a motherboard or other printed...
|
|
|
7573483 |
Dynamic buffer pages
Methods and apparatus for adjusting the geometry of buffer pages. In one implementation, a buffer page system includes: a data source, providing data elements in a first order; a data destination,...
|
|
|
7570270 |
Buffer for driving display with asynchronous display engine
Methods and systems for processing pixels within a decoded video stream are disclosed. Processed pixels may be received within the decoded video stream and may be buffered in a buffer at a first...
|
|
|
7562184 |
DRAM controller for graphics processing operable to enable/disable burst transfer
An interface unit 20 assigns different SDRAMs 1 and 2 to adjacent drawing blocks in a frame-buffer area. In processing that extends across the adjacent drawing blocks, active commands, for...
|
|
|
7555527 |
Efficiently linking storage object replicas in a computer network
A system and method for efficiently linking together replicas of a storage object. The location of a first replica of the storage object may be stored on a node in a network. When new replicas of...
|
|
|
7532218 |
Method and apparatus for memory training concurrent with data transfer operations
Embodiments of methods and apparatus for memory training concurrent with data transfers are disclosed. For an example embodiment, data may be transferred from a first memory device to a first...
|
|
|
7525550 |
Controller driver, mobile terminal using the same, and display panel driving method
A controller driver includes a color palette circuit configured to hold color palette data indicating a relation of a color reference numbers corresponding to a color and RGB data corresponding to...
|
|
|
7519781 |
Physically-based page characterization data
Circuits, methods, and apparatus for efficiently storing page characteristics. Page characteristics for memory pages are stored post address translation using addresses for physical locations in...
|
|
|
7511713 |
Method and apparatus for high rate concurrent read-write applications
The proposed technique provides simultaneous read and writes from a display controller using low-cost SDRAMs. This is achieved, in one example embodiment, by receiving a sequence of video frames at...
|
|
|
7509502 |
Data processing apparatus and method for merging secure and non-secure data into an output data stream
The present invention provides a data processing apparatus and method for merging secure and non-secure data. The apparatus comprises at least one processor operable to execute a non-secure process...
|
|
|
7505036 |
Order-independent 3D graphics binning architecture
A binning architecture that allows opaque and transparent primitives to be segregated automatically into pairs of bins covering the same bin rectangle on the screen. When the frame is complete, the...
|
|
|
7495668 |
Display controller with display memory circuit
A display memory circuit includes a drawing memory and a dynamic display memory. The drawing memory stores data and at least a portion of the data are possibly rewritten into a new data at a third...
|
|
|
7492369 |
Loading an internal frame buffer from an external frame buffer
A graphics chip is described for performing operations required by a display device to generate display images. The graphics chip includes a display controller and an internal frame buffer coupled...
|
|
|
7489315 |
Pixel stream assembly for raster operations
Systems and methods for converting graphics data represented in a hexadecimal form into a quad form may be used to reorganize the graphics data for performing raster operations. Prior to performing...
|
|
|
7486297 |
Method and apparatus for image processing in a handheld device
The present invention provides a method and apparatus for image processing using a graphics processor in a handheld device including a first memory device receiving a video input signal containing...
|
|
|
7483032 |
Zero frame buffer
Circuits, methods, and apparatus that allow the elimination of a frame buffer connected directly to a graphics processing unit. The graphics processing unit includes an on-chip memory. Following...
|
|
|
7479965 |
Optimized alpha blend for anti-aliased render
Circuits, methods, and apparatus that reduce the amount of data transferred between a graphics processor integrated circuit and graphics memory. Various embodiments of the present invention further...
|
|
|
7479960 |
Object visibility control for ray tracing
A computer graphics method and apparatus allows designer control over the rendering of objects and scenes, in a rendering system using ray tracing for example. A modeling system is adapted to...
|
|
|
7477260 |
On-the-fly reordering of multi-cycle data transfers
A system of processing data in a graphics processing unit having a core configured to process data in hexadecimal form and other graphics modules configured to process data in quads includes a...
|
|
|
7477257 |
Apparatus, system, and method for graphics memory hub
A memory hub permits a graphics processor to access random access memories, such as dynamic random access memories (DRAMs). In one implementation, the memory hub permits an increase in effective...
|
|
|
7456804 |
Display control apparatus and display control method
A display control apparatus has a synchronizing signal generating section which generates a display synchronizing signal, a bus access control section which reads out video data for a plurality of...
|
|
|
7423644 |
Method and apparatus for dual pass adaptive tessellation
A method and apparatus for dual pass adaptive tessellation includes a vertex grouper tessellator operably coupled to receive primitive information and an index list and a shader processing unit...
|
|
|
7420567 |
Memory access method for video decoding
A method of storing an array of digital data into a memory. The memory includes a plurality of memory pages, and each memory page has a first memory section and a second memory section. The method...
|
|
|
7420559 |
Video rendering apparatus and method and program
Apparatus includes unit storing CG data containing data about coordinate transformation, camera, geometry, light source, and texture, unit transforming coordinate system of CG data into...
|
|
|
7414619 |
Display unit and control method thereof
A control method to control a display unit in which a video signal is supplied by an external device to display the video signal, the control method including: dividing EDID information of the...
|
|
|
7397478 |
Various apparatuses and methods for switching between buffers using a video frame buffer flip queue
A method, apparatus, and system are described in which a signal is generated to inhibit the execution of flip commands that cause a flip between buffers of a frame buffer. One or more of the flip...
|
|
|
7397476 |
Projector, projection display system, and corresponding method and recording medium
In response to a requirement of transferring a file from a personal computer PC to a projector 10 that is output by dragging and dropping a corresponding file icon onto a projector icon, a CPU ...
|
|
|
7379069 |
Checkerboard buffer using two-dimensional buffer pages
Methods and apparatus for storing and retrieving data using two-dimensional arrays. In one implementation, a checkerboard buffer page system includes: a data source, providing data elements in a...
|
|
|
7379068 |
Memory system and method for improved utilization of read and write bandwidth of a graphics processing system
A system and method for processing graphics data which improves utilization of read and write bandwidth of a graphics processing system. The graphics processing system includes an embedded memory...
|
|
|
7369131 |
Multi-display system and method thereof
A multi-display system and a method thereof which solves an overloading problem on a memory bus. The multi-display system includes displays which independently display separate images, a main...
|
|
|
7362333 |
Graphical manipulation in a mobile wireless device
Methods to manipulate the mobile wireless device screen more efficiently are provided. The method and devices allow a graphical user interface to be used more efficiently on a mobile handset with...
|
|
|
7356646 |
Memory card using NAND flash memory and its operating method
A memory card is connected to a host using a NAND flash memory interface mode. In addition, the memory card further includes the NAND flash memory as well as a controller. The NAND flash memory...
|
|
|
7342589 |
System and method for managing graphical data
A system and method for managing graphical information are disclosed. The system includes a processing device, first and second memory portions within at least one memory device coupled to the...
|
|
|
7339592 |
Simulating multiported memories using lower port count memories
An apparatus and method for simulating a multiported memory using lower port count memories as banks. A portion of memory is allocated for storing data associated with a thread. The portion of...
|
|
|
7333106 |
Method and apparatus for Z-buffer operations
In one embodiment, the invention is an apparatus. The apparatus includes a Z-buffer memory. The apparatus also includes a set of bits, each of which corresponds to a block of the Z-buffer memory....
|
|
|
7330922 |
Method and apparatus for frame buffer management
Methods and apparatuses for dynamic virtual frame buffer management. At least one embodiment of the present invention dynamically enables or disables the use of a virtual frame buffer, which is not...
|
|
|
7312800 |
Color correction of digital video images using a programmable graphics processing unit
A system which utilizes the processing capabilities of the graphics processing unit (GPU) in the graphics controller. Each frame of each video stream or track is decoded into a buffer and a color...
|
|
|
7274370 |
Composite graphics rendered using multiple frame buffers
A secondary frame buffer is provided for use by classic applications designed to paint directly to a frame buffer. Classic applications paint their windows to the secondary frame buffer, not to the...
|
|
|
7259765 |
Head/data scheduling in 3D graphics
A system for processing graphics data for a stream of graphics primitives, such as triangles. The system has a plurality of memories each for storing an index of the primitive. A controller selects...
|
|
|
7256797 |
Image processing device with synchronized sprite rendering and sprite buffer
An image processing device comprises a decoder, a sprite buffer interface, and a sprite buffer as well as a rendering engine, a frame buffer interface, and a frame buffer, which is characterized by...
|
|
|
7256790 |
Video and graphics system with MPEG specific data transfer commands
A video and graphics system includes a video decoding system for processing compressed video data. The compressed video data includes MPEG-2 video data containing SDTV video data or HDTV video...
|
|
|
7253818 |
System for testing multiple devices on a single system and method thereof
A method and system is provided for organizing and routing multiple memory requests from a plurality of clients to multiple memories. Requests from a plurality of clients, including a plurality of...
|
|
|
7248265 |
System and method for processing graphics operations with graphics processing unit
Disclosed is a system and method for processing graphic operations on a plurality of data structures of an image with a graphics processing unit and memory. The disclosed techniques of the system...
|