|
Match
|
Document |
Document Title |
|
|
7619631 |
Methods and systems for performing anti-aliasing operations with multiple graphics processing units
A technique for performing an anti-aliasing operation by multiple graphics processing units includes utilizing a first graphics processing unit to generate a first subset of filtered data resulting...
|
|
|
7551176 |
Systems and methods for providing shared attribute evaluation circuits in a graphics processing unit
Systems and method for providing shared attribute evaluation circuits in a graphics processing unit are provided. One embodiment can be described as a system for evaluating attributes in a graphics...
|
|
|
7546542 |
User interface incorporating graphically based management of controls
Methods are disclosed for selectively loading one control at a time based on the location of a selection component relative to a graphical representation of a user interface.
|
|
|
7538772 |
Graphics processing system with enhanced memory controller
A graphics system including a custom graphics and audio processor produces exciting 2D and 3D graphics and surround sound. The system includes a graphics and audio processor including a 3D graphics...
|
|
|
7536511 |
CPU mode-based cache allocation for image data
An apparatus includes a central processing unit having an output to provide a status indicator, a graphics controller having an output coupleable to a display interface, a cache comprising a...
|
|
|
7523324 |
Method and apparatus for improving bus master performance
A method and apparatus are disclosed for performing dynamic arbitration of memory accesses by a CPU and at least one bus master interface module based on, at least in part, monitoring a CPU...
|
|
|
7509502 |
Data processing apparatus and method for merging secure and non-secure data into an output data stream
The present invention provides a data processing apparatus and method for merging secure and non-secure data. The apparatus comprises at least one processor operable to execute a non-secure process...
|
|
|
7486502 |
Computer with status display module
A computer including a chassis, a motherboard, an electronic component, an I/O port and a status display module is provided. The motherboard is disposed in the chassis. The electronic component is...
|
|
|
7475210 |
Data stream generation method for enabling high-speed memory access
An address processing section allocates addresses of desired data in a main memory, input from a control block, to any of three hit determination sections based on the type of the data. If the hit...
|
|
|
7466316 |
Apparatus, system, and method for distributing work to integrated heterogeneous processors
An integrated circuit includes at least two different types of processors, such as a graphics processor and a video processor. At least one operation is commonly by supported by two different types...
|
|
|
7450130 |
Adaptive scheduling to maintain smooth frame rate
Described is an adaptive scheduler associated with a desktop window manager that dynamically controls the rate at which graphics frames are composed. Values corresponding to performance when...
|
|
|
7446773 |
Apparatus, system, and method for integrated heterogeneous processors with integrated scheduler
An integrated circuit includes at least two different types of processors. The integrated circuit includes an integrated host and associated scheduler. At least one operation is supported by two or...
|
|
|
7417637 |
Fairly arbitrating between clients
An apparatus and method for fairly arbitrating between clients with varying workloads. The clients are configured in a pipeline for processing graphics data. An arbitration unit selects requests...
|
|
|
7400327 |
Apparatus, system, and method for a partitioned memory
A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a...
|
|
|
7365752 |
Video and graphics system with a single-port RAM
A video and graphics system has an input for receiving compressed video data and an input for receiving graphics data. The compressed video data may include HDTV video and/or SDTV video, and may be...
|
|
|
7253818 |
System for testing multiple devices on a single system and method thereof
A method and system is provided for organizing and routing multiple memory requests from a plurality of clients to multiple memories. Requests from a plurality of clients, including a plurality of...
|
|
|
7239326 |
Method and system for providing edge antialiasing
A system and method for generating a graphical image on a display is disclosed. The graphical image is generated from data describing at least one object. The display includes a plurality of...
|
|
|
7239323 |
Color display driving apparatus in a portable mobile telephone with color display unit
A color display driving apparatus that simultaneously on-screen displays an RGB format color image and a YUV format color image on the same color display unit. A first memory stores YUV data, and a...
|
|
|
7239322 |
Multi-thread graphic processing system
The present invention includes a multi-thread graphics processing system and method thereof including a reservation station having a plurality of command threads stored therein. The system and...
|
|
|
7233335 |
System and method for reserving and managing memory spaces in a memory resource
System and method for reserving a memory space for multithreaded processing is described. Memory space within a memory resource is allocated responsive to thread type. Examples of thread types for...
|
|
|
7213109 |
System and method for providing speculative ownership of cached data based on history tracking
A system and method for managing memory data is provided. Data stored within a main memory may be requested by multiple requesters that may include one or more cache memories. When the data is...
|
|
|
7212211 |
Data processing system and method, computer program, and recording medium
The present invention provides data processing technology for making two or more processing units cooperate with one another such that output data from respective groups of processing units (GSM)...
|
|
|
7202882 |
Liquid crystal display device
A liquid crystal display device employing an overshooting driving method is provided which is capable of reducing memory capacity of a frame memory used to delay input data. The above liquid...
|
|
|
7202871 |
Texture engine memory access synchronizer
An arbitration mechanism for balancing memory requests issued by parallel texture pipelines in a multiple pipeline texture engine. The mechanism ensures that, as polygon textures are processed by a...
|
|
|
7180520 |
Queue partitioning mechanism
According to one embodiment a chipset is disclosed. The chipset includes a graphics accelerator, a memory controller and a queue mechanism. The queue mechanism includes a first functional unit...
|
|
|
7100118 |
Graphical user interface engine for embedded systems
In an embedded system, for instance in a household appliance, in addition to the usual embedded microprocessor/microcontroller there is provided another processor which actually executes a user...
|
|
|
7099989 |
System and technique to reduce cycle time by performing column redundancy checks during a delay to accommodate variations in timing of a data strobe signal
A memory device includes a memory cell array, an addressing circuit, a data communication circuit and a control circuit. The addressing circuit receives first signals that are indicative of an...
|
|
|
7079146 |
Image producing device
An image producing device includes two or more vector processors for conducting geometry processing for expressing the respective images in parallel to produce graphic element lists, a graphic...
|
|
|
7071999 |
Method for controlling memory in digital system
Method for controlling a memory in a digital system, including the steps of (a) dividing the memory into a plurality of fixed sized memory blocks, (b) defining at least one of the memory blocks as...
|
|
|
7069387 |
Optimized cache structure for multi-texturing
A method for optimizing a cache memory used for multitexturing in a graphics system is implemented. The graphics system comprises a texture memory, which stores texture data comprised in texture...
|
|
|
7064764 |
Liquid crystal display control device
A FIFO section having a FIFO memory is provided between a memory control section and a CPU_I/F section in a path through which image data outputted from a CPU is written into the video memory. Data...
|
|
|
7050063 |
3-D rendering texture caching scheme
A 3D rendering texture caching scheme that minimizes external bandwidth requirements for texture and increases the rate at which textured pixels are available. The texture caching scheme...
|
|
|
6999086 |
Video communication terminal and method of controlling memory access in the same
A communication method apparatus are disclosed, including a common bus; a plurality of multiplexers that communicate with the common bus; a plurality of memories, each in communication with a...
|
|
|
6985153 |
Sample request mechanism for supplying a filtering engine
A graphics system comprising a scheduling network, a sample buffer and a plurality of filtering units. The sample buffer is configured to store sample generated by a rendering engine. The plurality...
|
|
|
6977656 |
Two-layer display-refresh and video-overlay arbitration of both DRAM and SRAM memories
A graphics system stores graphics data in a dynamic-random-access memory (DRAM) and in a faster static random-access memory (SRAM). A refresh controller reads pixel data from a frame buffer that is...
|
|
|
6963342 |
Arbitration scheme for efficient parallel processing
A system and method for assigning operations to multiple pipelines in a graphics system is disclosed. The graphics system may include an arbitration unit coupled to a plurality of calculation...
|
|
|
6954209 |
Computer CPU and memory to accelerated graphics port bridge having a plurality of physical buses with a single logical bus number
A core logic chip set in a computer system provides a bridge between processor host and memory buses and a plurality of Accelerated Graphics Port (AGP) buses. Each of the plurality of AGP buses...
|
|
|
6919900 |
Methods and systems for preparing graphics for display on a computing device
Disclosed are methods and systems for interfaces between video applications and display screens that allow applications to intelligently use display resources of their host device without tying...
|
|
|
6914605 |
Graphic processor and graphic processing system
The rendering performance of a graphic processor is improved by effectively using a data bus. An externally-input graphics command is stored in a work memory via the data bus. A display data...
|
|
|
6853382 |
Controller for a memory system having multiple partitions
A memory system having a number of partitions each operative to independently service memory requests from a plurality of memory clients while maintaining the appearance to the memory client of a...
|
|
|
6812929 |
System and method for prefetching data from a frame buffer
A graphics system may include a frame buffer that includes several sets of one or more memory banks and a cache. The frame buffer may load data from one of the memory banks into the cache in...
|
|
|
6806883 |
System and method for handling display device requests for display data from a frame buffer
A graphics system may include a frame buffer, a processing device coupled to access data in the frame buffer, a frame buffer interface coupled to the frame buffer, and an output controller...
|
|
|
6795078 |
Parallel read with source-clear operation
A memory interface controls read and write accesses to a memory device. The memory device includes a level-one cache, level-two cache and storage cell array. The memory interface includes a data...
|
|
|
6795075 |
Graphic processor having multiple geometric operation units and method of processing data thereby
A graphic processor includes first and second buses and a plurality of geometric operation units having an output connected to the second bus, and a circuit to allocate a plurality of ordered data...
|
|
|
6784890 |
Accelerated graphics port expedite cycle throttling control mechanism
A method for controlling expedite cycles having the steps of determining the number of clock cycles devoted to expedite data transfer requests made to a component during a predetermined monitoring...
|
|
|
6778175 |
Method of arbitration of memory request for computer graphics system
The present invention, a method of the arbitration of memory request for a computer graphics system, consecutively services the requests having the same type in the same period, thereby increasing...
|
|
|
6774903 |
Palette anti-sparkle enhancement
An advanced dot-stretch anti-sparkle technique analyzes the stream of display pixels to determine an optimal time for performing the dot-stretch operation. The system searches the stream of display...
|
|
|
6756988 |
Display FIFO memory management system
A display FIFO memory management system and method includes a programmable FIFO emulator for emulating a drain and fill time of the display FIFO memory to automatically predict a number of register...
|
|
|
6753867 |
Software architecture which maintains system performance while pipelining data to an MFP and uses shared DLL
A throttled data pipeline having a limited data-transfer rate for conserving system resources is disclosed. The throttled data pipeline of the present invention includes a source, a destination and...
|
|
|
6720968 |
Video acquisition system including a virtual dual ported memory with adaptive bandwidth allocation
A video capture system and method whereby video frames or images, which are received in one of a plurality of possible formats, are acquired and stored into on-board memory in an image format. The...
|