|
Match
|
Document |
Document Title |
|
|
7385607 |
Scalable shader architecture
A scalable shader architecture is disclosed. In accord with that architecture, a shader includes multiple shader pipelines, each of which can perform processing operations on rasterized pixel data....
|
|
|
7372465 |
Scalable graphics processing for remote display
A system and method processes graphics data for remote display. A graphics processing system including a plurality of graphics processing devices is coupled to a host system that includes a host...
|
|
|
7365753 |
Texture engine state variable synchronizer
A mechanism for synchronizing state variables used by texture pipelines in a multi-pipeline graphics texture engine. The mechanism ensures that, as polygons are processed by a texture engine, the...
|
|
|
7358974 |
Method and system for minimizing an amount of data needed to test data against subarea boundaries in spatially composited digital video
A method and system for minimizing an amount of data needed to test data against subarea boundaries in spatially composited digital video. Spatial compositing uses a graphics unit or pipeline to...
|
|
|
7355601 |
System and method for transfer of data between processors using a locked set, head and tail pointers
A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task...
|
|
|
7348986 |
Image rendering
An image is rendered by dividing the image into chunks, rendering the chunks in one of at least two devices, and determining which of the devices renders each one of at least some of the chunks...
|
|
|
7342588 |
Single logical screen system and method for rendering graphical data
A graphical display system utilizes a plurality of display devices and a plurality of graphical acceleration units for rendering graphical data to the display devices. More specifically, each of...
|
|
|
7333115 |
Image processing apparatus and method thereof
An image processing apparatus which can reduce overlapping access, does not need a crossbar, can be easily designed, and can reduce an interconnect cost and an interconnect delay and a method of...
|
|
|
7309965 |
Universal lighting network methods and systems
The present invention relates to smart lighting devices bearing processors, and networks comprising smart lighting devices, capable of providing illumination, and detecting stimuli with sensors...
|
|
|
RE39898 |
Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems
A graphics and video controller 105 is provided which includes a dual aperture interface 206 for receiving words of graphics and video pixel data, each word of such data associated with an...
|
|
|
7254696 |
Functional-level instruction-set computer architecture for processing application-layer content-service requests such as file-access requests
A functional-level instruction-set computing (FLIC) architecture executes higher-level functional instructions such as lookups and bit-compares of variable-length operands. Each FLIC...
|
|
|
7245404 |
Dynamically programmable image capture appliance and system
A multiple function image capture and serving apparatus that comprises a processor unit having firmware memory with instructions for implementing an operating system and random access memory for...
|
|
|
7239326 |
Method and system for providing edge antialiasing
A system and method for generating a graphical image on a display is disclosed. The graphical image is generated from data describing at least one object. The display includes a plurality of...
|
|
|
7239322 |
Multi-thread graphic processing system
The present invention includes a multi-thread graphics processing system and method thereof including a reservation station having a plurality of command threads stored therein. The system and...
|
|
|
7219085 |
System and method for accelerating and optimizing the processing of machine learning techniques using a graphics processing unit
A system and method for processing machine learning techniques (such as neural networks) and other non-graphics applications using a graphics processing unit (GPU) to accelerate and optimize the...
|
|
|
7202871 |
Texture engine memory access synchronizer
An arbitration mechanism for balancing memory requests issued by parallel texture pipelines in a multiple pipeline texture engine. The mechanism ensures that, as polygon textures are processed by a...
|
|
|
7196708 |
Parallel vector processing
A video platform architecture provides video processing using parallel vector processing. The video platform architecture includes a plurality of video processing modules, each module including a...
|
|
|
7190366 |
Method and system for a general instruction raster stage that generates programmable pixel packets
A method and system for a general instruction capable raster stage that generates flexible pixel packets is disclosed. In one embodiment, the rasterizing of a geometric primitive comprising a...
|
|
|
7187383 |
Yield enhancement of complex chips
A graphics processing chip which includes parallel texturing pipelines, with task allocation units which can bypass inoperative ones of said pipelines. Chips which have some but not all pipelines...
|
|
|
7180525 |
Spatial dithering to overcome limitations in RGB color precision of data interfaces when using OEM graphics cards to do high-quality antialiasing
A graphics system comprising a set of rendering processors and a series of filtering units. Each of the rendering processors couples to a corresponding one of the filtering units. Each rendering...
|
|
|
7180518 |
Image processing apparatus, image processing system, and image processing method
An image processing apparatus, comprising: a pixel generation unit configured to generate parameters of pixels in stamps based on values of typical pixels in the stamps having a plurality of pixels...
|
|
|
7176914 |
System and method for directing the flow of data and instructions into at least one functional unit
A system and method are provided for directing the flow of data and instructions into at least one functional unit. In one embodiment of a system of components defining a plurality of nodes, a...
|
|
|
7142214 |
Data format for low power programmable processor
A graphics processor includes programmable arithmetic logic units (ALUs) for performing scalar arithmetic operations on pixel packets. For a selected scalar arithmetic operation, operands in pixel...
|
|
|
7127520 |
Method and system for transforming input data streams
The present system and method transforms an input data stream in a first data format of a plurality of first data formats to an output data stream in a second data format of a plurality of second...
|
|
|
7123266 |
Method and apparatus for a video graphics circuit having parallel pixel processing
A method and apparatus for parallel processing of pixel information within a video graphics circuit is accomplished when the video graphics circuit includes a set-up engine, an edgewalker circuit,...
|
|
|
7109987 |
Method and apparatus for dual pass adaptive tessellation
A method and apparatus for dual pass adaptive tessellation includes a vertex grouper tessellator operably coupled to receive primitive information and an index list and a shader processing unit...
|
|
|
7079148 |
Non-volatile memory parallel processor
The invention includes a parallel processor. The parallel processor includes a plurality of non-volatile memory cells. The parallel processor additionally includes a plurality of processor...
|
|
|
7079146 |
Image producing device
An image producing device includes two or more vector processors for conducting geometry processing for expressing the respective images in parallel to produce graphic element lists, a graphic...
|
|
|
7075542 |
Selectable multi-performance configuration
The present invention relates to a selectable multi-performance configuration. Instead of the traditional methods of producing separate high-end and low-end graphics chips, the present invention...
|
|
|
7075541 |
Adaptive load balancing in a multi-processor graphics processing system
Systems and methods for balancing a load among multiple graphics processors that render different portions of a frame. A display area is partitioned into portions for each of two (or more) graphics...
|
|
|
7071944 |
Video and graphics system with parallel processing of graphics windows
A display engine of a video and graphics system includes one or more processing elements and receives graphics from a memory. The graphics data define multiple graphics layers, and the processing...
|
|
|
7053902 |
Image processing apparatus and method of processing images that stops operation of pixel processing circuits when pixel data to be processed is not needed
An image processing apparatus which can reduce the power consumption by a large extent, wherein a predetermined shape to be displayed on a display is expressed by a composite of unit graphics by...
|
|
|
7042454 |
Method and apparatus for displaying distributed multiresolution scenes
A visualization console acquires a 3D data set representing a 3D scene. The visualization console then transfers at least some of the 3D objects within the 3D scene to a pool of workstations. The...
|
|
|
7038688 |
Filter mechanism
According to one embodiment, a computer system is disclosed. The computer system includes an image processor. The image processor includes an image signal processor having two or more processing...
|
|
|
7035991 |
Surface computer and computing method using the same
A surface computer includes an address generator for generating an address for adjusting surface region data concerning at least a storage region and a concurrent computer, provided at a subsequent...
|
|
|
7030883 |
System and method for filtering a synchronization signal from a remote computer
The invention provides a system and method for filtering a video synchronization signal sent from a remote computer. The method can include the operation of receiving a stream of at least n sync...
|
|
|
7015915 |
Programming multiple chips from a command buffer
A CPU selectively programs one or more graphics devices by writing a control command to the command buffer that designates a subset of graphics devices to execute subsequent commands. Graphics...
|
|
|
7009614 |
Unified memory distributed across multiple nodes in a computer graphics system
A system is described that is broadly directed to a system of integrated circuit components. The system comprises a plurality of nodes that are interconnected by communication links. A random...
|
|
|
7002586 |
Method and apparatus for vertex splitting in a graphics system
An apparatus and method for splitting vertex streams relating to graphics data into substreams, and processing the substreams in parallel. A graphics subsystem of a computer system includes a...
|
|
|
6995769 |
Systems and methods for compressing rasterization setup data within a sort middle graphics architecture
A sort middle graphics architecture comprising a host interface for receiving raw primitive data from a graphics application; a geometry processing module coupled to the host interface for...
|
|
|
6985150 |
Accelerator control unit configured to manage multiple hardware contexts
A control unit for a graphics accelerator. The control unit includes a plurality of processing pipelines, a memory (configured to store an allocation table) and a context management unit. The...
|
|
|
6967664 |
Method and apparatus for primitive processing in a graphics system
A method and apparatus for processing graphics primitives that includes a trivial discard guard band. Such a trivial discard guard band is used for comparison operations with the vertices of...
|
|
|
6967659 |
Circuitry and systems for performing two-dimensional motion compensation using a three-dimensional pipeline and methods of operating the same
The present invention introduces circuitry and systems for performing two-dimensional motion compensation using a three-dimensional pipeline, as well as methods of operating the same. According to...
|
|
|
6963342 |
Arbitration scheme for efficient parallel processing
A system and method for assigning operations to multiple pipelines in a graphics system is disclosed. The graphics system may include an arbitration unit coupled to a plurality of calculation...
|
|
|
6963341 |
Fast and flexible scan conversion and matrix transpose in a SIMD processor
The present invention provides efficient ways to implement scan conversion and matrix transpose operations using vector multiplex operations in a SIMD processor. The present method provides a very...
|
|
|
6958756 |
Image processing system and method
An image processing system comprises a plurality of memories to which image data is input, a control circuit for selecting areas for image processing from the image data input to the memories, and...
|
|
|
6952214 |
Method for context switching a graphics accelerator comprising multiple rendering pipelines
A graphics system comprising a plurality of rendering pipelines and a scheduling network. Each rendering pipeline couples to the scheduling network, and includes a media processor, a rendering unit...
|
|
|
6952213 |
Data communication system and method, computer program, and recording medium
An apparatus comprises two or more image processing units and a main merger unit. Each image processing unit comprises four information processing units and a sub merger unit for merging data...
|
|
|
6947053 |
Texture engine state variable synchronizer
A mechanism for synchronizing state variables used by texture pipelines in a multi-pipeline graphics texture engine. The mechanism ensures that, as polygons are processed by a texture engine, the...
|
|
|
6947047 |
Method and system for programmable pipelined graphics processing with branching instructions
A programmable, pipelined graphics processor (e.g., a vertex processor) having at least two processing pipelines, a graphics processing system including such a processor, and a pipelined graphics...
|