|
Match
|
Document |
Document Title |
|
|
7639168 |
Systems and methods for switch resistance control in digital to analog converters (DACs)
A switch signal generator circuit that may form part of a digital to analog converter is provided. The switch signal generator circuit may include a first switch that controls a high reference gate...
|
|
|
7602322 |
Analog-to-digital conversion controller, optical receiving device, optical receiving method, and waveform-distortion compensating device
An optical receiving device of the present invention receives optical signals from an optical transmitting device which uses a modulation format wherein an optical intensity waveform of each symbol...
|
|
|
7551109 |
Method, system and apparatus for dual mode operation of a converter
Methods, systems and apparatuses for operating a converter or other circuits are disclosed. More particularly, in one embodiment a converter or other circuit can be operated in two modes which may...
|
|
|
7511645 |
Apparatus and method for auto-zeroing a sampled comparator
A comparator compares an input voltage and a reference voltage and generates an output based on the comparison. The comparator may receive the input voltage in a normal mode of operation. Voltage...
|
|
|
7468686 |
Systems and methods for providing compact digitally controlled trim of multi-segment circuits
A trimdac circuit for adjusting the output of a digital-to-analog converter (DAC) is provided. The trimdac may be used to adjust a plurality of resistor segments in the DAC. The trimdac may include...
|
|
|
7460043 |
Analog-to-digital converter compensation system and method
An analog-to-digital converter compensation method includes providing at least one analog tone, converting the analog tone into digital signals, and using the digital signals to generate an error...
|
|
|
7460047 |
Method for VCOM level adjustment with integrated programmable resistive arrays
A calibrator circuit and method for VCOM voltage adjustment for an LCD includes using integrated programmable resistive arrays. The method uses two DACs and three integrated circuit arrays to...
|
|
|
7414559 |
Dynamic bias circuit
A bias circuit includes a digital to analog converter (D 2 A) generating an output representing a voltage level for tuning an analog signal. The D 2 A is coupled to a primary register frame that is...
|
|
|
7382153 |
On-chip resistor calibration for line termination
A circuit for calibrating a resistance value on an integrated circuit includes a resistor network, a reference voltage generator, a comparator, a servo loop, and a shift register. The resistor...
|
|
|
7310266 |
Semiconductor device having memory cells implemented with bipolar-transistor-antifuses operating in a first and second mode
A DAC having a memory mat including a plurality of first memory cells, and a plurality of output lines connected to the plurality of first memory cells. Each of the plurality of memory cells has a...
|
|
|
7259703 |
Device for recording laser trim progress and for detecting laser beam misalignment
The device for detecting and tracking a status of a device under laser trim includes: a series connected string of trim tracking links; and a plurality of detecting devices wherein each detecting...
|
|
|
7215142 |
Multi-stage inverse toggle
An inverse toggle circuit includes a pair of input connections for receiving each of four possible input signal combinations in a sequential rotational manner. Each of four data paths are defined...
|
|
|
7209060 |
Reducing variation in reference voltage when the load varies dynamically
Providing a substantially constant reference voltage to a component from a reference buffer connected by a path. The load that would be offered to the reference buffer in desired durations is...
|
|
|
7177610 |
Calibrated low-noise current and voltage references and associated methods
A low-noise current reference circuitry includes a voltage source, a current source, and a controller. The voltage source generates a reference voltage. The current source provides a low-noise...
|
|
|
7148827 |
Offset compensating apparatus and method of digital/analog converter
An offset compensating apparatus and method of a digital/analog converter that are capable of preventing an offset of a driving unit by switching an offset generated from an LCD panel driving unit...
|
|
|
7109901 |
Use of and gates with a write control circuit for trimming a bleeder resistor
In a semiconductor integrated circuit, serially inputted trimming data are sequentially written to plural memory cells in accordance with selection signals for trimming a bleeder resistor, making...
|
|
|
7100067 |
Data transmission error reduction via automatic data sampling timing adjustment
A data transmission error reduction circuit is formed including a delay circuit, a detection circuit and a control circuit. In one embodiment, the delay circuit includes n delay element and...
|
|
|
7081842 |
Electronic component value trimming systems
Described is a system for trimming the value of an electronic component. The system comprises: at least one trimming component, each trimming component having an associated switch for selectively...
|
|
|
7049986 |
Fuse link trim algorithm for minimum residual
A parameter of an integrated circuit including a first trim array and a second trim array is trimmed by measuring an initial value of the parameter, determining whether the parameter exceeds a...
|
|
|
7049985 |
Method and circuit for producing trimmed voltage using D/A converter circuit
Trimming by disconnecting a fuse connected in parallel to a feedback resistor of an amplifier circuit would cause a variation in voltage value due to a remaining resistance component. A voltage...
|
|
|
7031683 |
Apparatus and methods for calibrating signal-processing circuitry
A calibration circuitry includes an adjustable capacitor, a voltage generator, a reference voltage generator, and a controller. The reference voltage generator provides a reference voltage. The...
|
|
|
6882292 |
Analog to digital converter with bandwidth tuning circuit
A pipelined analog to digital converter. Each stage in the pipeline has a flash converter and a multiplying digital to analog converter. Each stage provides a digital bits and an analog residue...
|
|
|
6798185 |
Method and apparatus for testing analog to digital converters
A method and apparatus for testing ADC circuitry. The method and apparatus detects infrequently occurring errors by providing a series of waveforms to the ADC that have different amplitude,...
|
|
|
6717536 |
Selective background calibration for A/D converter
An A/D converter calibration apparatus includes a set of operating condition parameter sensors ( 100 ) for detecting the current operating conditions, which are represented by parameters x 1 , . ....
|
|
|
6664909 |
Method and apparatus for trimming high-resolution digital-to-analog converter
A method and apparatus for trimming a high-resolution digital-to-analog converter (DAC) utilizes floating-gate synapse transistors to trim the current sources in the DAC by providing a trimmable...
|
|
|
6509857 |
Digital-to-analog converting method and digital-to-analog converter
A digital-to-analog (D/A) converter with a required accuracy can be implemented in a smaller chip area and at a lower cost. The D/A converter comprises a decoder which receives a digital input...
|
|
|
6462684 |
Advanced self-calibrating, self-repairing data acquisition system
An improved self-calibrating and self-repairing Data Acquisition System (DAS) for use in inaccessible areas, such as onboard spacecraft, and capable of autonomously performing required system...
|
|
|
6433714 |
Apparatus and method for precision trimming of a semiconductor device
The present invention provides methods and apparatus for trimming semiconductor devices and circuits, such as pin electronics circuits used in automated test equipment (ATE) systems and the like,...
|
|
|
6384753 |
High density analog interface
An interface module includes a high density analog interface (HAI) for electrical interconnection between a programmable logic controller (PLC) and an analog to digital converter (ADC) or a digital...
|
|
|
6348885 |
System and method for digitally calibrating an analog-to-digital converter
A digital calibration system for an analog-to-digital converter system includes a computational system receiving digital bits from an analog-to-digital converter representing selection of elements...
|
|
|
6331830 |
Self-trimming current source and method for switched current source DAC
A self-trimming current source for used in a switched current source DAC is made from a fixed current source and a variable current source, which are connected in parallel to provide a total output...
|
|
|
6307490 |
Digital to analog converter trim apparatus and method
A digital to analog converter has a decoder configured to select weighted decoding elements in a decoding network. The decoded outputs increase in steps by a mathematical progression as a function...
|
|
|
6307491 |
Trim systems and methods having temporary and permanent operational modes
Latch systems and methods are configured to temporarily latch trim signals in experimental combinations of set and reset states and, subsequently, to permanently latch the trim signals in a...
|
|
|
6304201 |
Precision digital-to-analog converters and methods having programmable trim adjustments
N-bit precision digital-to-analog converters are provided that facilitate realization of precision linearities (i.e., linearities that substantially exceed N-bit linearity). They include a...
|
|
|
6246353 |
Integrated-circuit structures and methods for correction of temperature and process-induced parameter errors
Integrated-circuit structures and methods are provided for generating an error signal that represents temperature and process-induced signal changes in transistor parameters. In particular, a...
|
|
|
6130632 |
Digitally self-calibrating current-mode D/A converter
Digital self-calibration of digital-to-digital converters includes an approach to correct for the arbitrary errors in the analog section provided that there are sufficient redundancy in the...
|
|
|
5973631 |
Test circuit and method of trimming a unary digital-to-analog converter (DAC) in a subranging analog-to-digital converter (ADC)
In a subranging ADC, the unary DAC is trimmed by walking through its transfer function while toggling an offset cell at the input to the coarse quantizer and a reference cell in the DAC such that...
|
|
|
5959497 |
Process for controlling the power of the transmission amplifier of radio equipment
In the method for controlling output of a transmission amplifier of a radio, especially of a mobile telephone, by a digital/analog converter, calibration cycles for the digital/analog converter are...
|
|
|
5905398 |
Capacitor array having user-adjustable, manufacturer-trimmable capacitance and method
A programmable integrated circuit capacitor array includes a plurality of binarily weighted capacitors (16) and a plurality of switches (18) selectively coupling the capacitors in parallel between...
|
|
|
5835048 |
Analog-to-digital converter with improved cell mismatch compensation
An analog-to-digital converter (ADC) formed on an integrated circuit chip from a plurality of cells includes a differential amplifier having first and second branches. The branches in each cell...
|
|
|
5760720 |
Digital trimming of on-chip analog components
A microcontroller for use in battery charging and monitoring applications is disclosed. The microcontroller includes a microprocessor and various front-end analog circuitry such as a slope A/D...
|
|
|
5736951 |
High speed and high accuracy A/D converter
An analog-to-digital converter comprises the following elements. A reference voltage generation circuit is provided for dividing a reference voltage into a plurality of divided reference voltages...
|
|
|
5731772 |
Method and apparatus for compensation for a DC voltage offset of a digital to analog converter
Disclosed is a method and a device for compensating the DC offset (dU) of a D/A converter (2), particularly in the base frequency modulator of a mobile phone. The method and the device use an error...
|
|
|
5721547 |
Analog-to-digital converter employing DC offset cancellation after modulation and before digital processing
An analog-to-digital (A/D) converter is provided for converting an analog signal to a digital signal, wherein the digital signal is corrected such that it does not contain DC offset. The A/D...
|
|
|
5666118 |
Self calibration segmented digital-to-analog converter
A method of self calibration for a segmented digital-to-analog converter is provided. The segmented digital-to-analog converter converts a digital input code to an analog output consisting of an...
|
|
|
5642116 |
Self calibrating segmented digital-to-analog converter
A method of self calibration for a segmented digital-to-analog converter is provided. The segmented digital-to-analog converter converts a digital input code to an analog output consisting of an...
|
|
|
5525910 |
Method for trimming wide bandwidth electronic circuits
An electronic probe circuit having ac and dc amplifiers and an input compensation subcircuit is enclosed within a trim housing that replicates the electrical effect of the probe housing. The...
|
|
|
5396245 |
Digital to analog converter
A segmented DAC is described in which the outputs of a pair of subword DAC circuits are summed by modulating the offset voltage of a differential buffer amplifier. Also described are various...
|
|
|
5319370 |
Analog-to-digital converter with a continuously calibrated voltage reference
A method and apparatus for calibration of errors in the analog reference voltage input of an analog-to-digital converter. A monolithic reference voltage generator is provided to generate the analog...
|
|
|
5235335 |
Circuit and method for tuning capacitor arrays
A capacitor array circuit is disclosed herein. A main capacitor array includes at least a most significant array portion 12 and a least significant array portion 14. A coupling capacitor C C is...
|