|
Match
|
Document |
Document Title |
|
|
6903670 |
Circuit and method for cancellation of column pattern noise in CMOS imagers
A circuit and method measure the output voltage of a CMOS pixel in a manner that substantially reduces all columnar pattern noise due to mismatches in the signal processing circuits including the...
|
|
|
6897794 |
All-analog calibration of sting-DAC linearity: application to high voltage processes
A system and method of calibrating a digital-to-analog converter (DAC) such as a resistor string DAC that reduces costs by making more efficient use of semiconductor die area. A digital-to-analog...
|
|
|
6898742 |
System and method for automatic deskew across a high speed, parallel interconnection
A method and system performs automatic deskew tuning and alignment across high-speed, parallel interconnections in a high performance digital system to compensate for inter-bit skew. Rather than...
|
|
|
6894631 |
Pipeline ADC digital dithering for increased digital calibration resolution
An pipeline analog-to-digital converter (ADC) is provided that is capable of applying calibration at a resolution greater than the resolution of a digital output signal provided by the ADC. The ADC...
|
|
|
6891486 |
Calibrating capacitor mismatch in a pipeline ADC
An on-chip calibration circuit which can dynamically (i.e., in operational environment) measure the capacitor mismatch in an ADC using sampling capacitors to sample an input signal and a feedback...
|
|
|
6891487 |
Capacitor calibration in SAR converter
Capacitor calibration in SAR converter. A method for calibrating a switched capacitor array in a SAR data converter is disclosed, which array includes a plurality of primary capacitors having a...
|
|
|
6888481 |
D/A converting device with offset compensation function and offset compensation method of D/A converting device
An input changing switch is provided at a preceding stage of a comparator that measures a DC offset of a D/A converter, and also a selective polarity inverting circuit is provided at a subsequent...
|
|
|
6888482 |
Folding analog to digital converter capable of calibration and method thereof
An ADC is disclosed comprising at least one folder receiving an input voltage, generating a first output voltage and a second output voltage, and including a plurality of amplifiers and calibration...
|
|
|
6885324 |
Method and apparatus for testing or calibrating an analog to digital converter using a phase locked loop
A method of testing or calibrating analog to digital converters in a digital test environment comprising: providing a phase lock loop having a voltage controlled oscillator, and calibrating the...
|
|
|
6880262 |
Continuous time ΔΣ ADC with dithering
The present invention employs a mixture of digital signal processing and analog circuitry to reduce spurious noise in continuous time delta sigma analog-to-digital converters (CTΔΣADCs)....
|
|
|
6879274 |
Signal-conditioning and analog-to-digital conversion circuit architecture
An analog-to-digital metering circuit includes a first programmable gain amplifier to amplify a first voltage signal from a first channel before being received by a first analog-to-digital...
|
|
|
6873272 |
Integrated analog-to-digital converter with detection of external faults
An integrated circuit includes an input pad for receiving an externally generated analog signal, and a pre-sampling circuit for pre-sampling at least one internally generated analog reference...
|
|
|
6867718 |
Method of correction of the error introduced by a multibit DAC incorporated in an ADC
A method corrects the error in an output digital signal (Out) of an analog/digital converter (ADC) ( 100 ), in which the error is introduced by a multibit digital/analog converter (DAC) ( 125 )...
|
|
|
6864814 |
System and method for improving dynamic range of analog-to digital converters
An analog to digital converter (“ADC”) is provided that can be used in a system with an internal or external CPU or in an ASIC. The ADC includes a band gap reference (BGR) circuit whose output...
|
|
|
6861967 |
Non-linearity correcting method and device for A/D conversion output data
Predetermined reference voltages v 1 , v 2 are A/D-converted to achieve corresponding digital data d 0 , d 1 , d 2 . Any reference digital values y 1 , y 2 are set in advance so as to satisfy y 1...
|
|
|
6861968 |
Signal processing system with baseband noise modulation and noise filtering
A digital-to-analog converter (“DAC”) system utilizes notch filters and chopping modulation technology to remove l/f and other baseband noise from a baseband of a signal of interest. Chopping...
|
|
|
6856924 |
Mixer-based timebase for sampling multiple input signal references asynchronous to each other
Sampling is performed. A strobe signal is generated from a first signal. Multiple sampled signals are sampled using the strobe signal. Each of the multiple sampled signals is synchronous with its...
|
|
|
6856265 |
Data converter with background auto-zeroing via active interpolation
An analog-to-digital data converter converts an input signal to corresponding digital signals. The data converter includes two sets of comparison units arranged in an interlaced sense to...
|
|
|
6847812 |
Frequency-stabilized transceiver configuration
A transceiver configuration has an integrated circuit (IC) with an A/D and/or D/A converter, a VCO with a reference oscillator, which provides a sampling clock for the A/D and/or D/A converter, and...
|
|
|
6847321 |
Closed loop amplification with high throughput performance
Using an operational amplifier with a low gain in a closed loop amplifier circuit, and correcting for errors (i.e., deviation from the output of an ideal closed loop amplifier using an operational...
|
|
|
6847320 |
ADC linearity improvement
A method and circuit for improving linearity of a folding or flash analog-digital-converter (ADC) circuit. Averaging resistors connect outputs of each of a bank of first pre-amplifiers. A series...
|
|
|
6839013 |
Integrated circuit with a high resolution analog to digital convertor, a microcontroller and high density memory and an emulator for an integrated circuit
An emulator couplable to an integrated circuit, the integrated circuit including a micro controller, a DMA controller, memory means and an ADC and the emulator being operable to read a block of...
|
|
|
6822601 |
Background-calibrating pipelined analog-to-digital converter
A multiplying digital-to-analog converter (MDAC) stage includes a plurality of second capacitances in parallel selectively connected between an input node and an amplifier input and between a...
|
|
|
6822485 |
Method for calibrating threshold levels on comparators with dithered DC signals
An improved method for calibrating threshold voltage levels on comparators corresponds to providing a dithered DC signal to one input and adjusting the threshold voltage on the other input in...
|
|
|
6822597 |
Comparator circuit for mapping an analog input signal into a digital output signal
The invention is direct to a comparator circuit that maps an analog input signal into a digital output signal and comprises a threshold as well as an upper and a lower hysteresis threshold. Given...
|
|
|
6819273 |
Digital-analog-conversion circuit having function of automatic offset adjustment
An integrated circuit includes an analog signal output unit which converts a digital output signal into at least one analog output signal, and outputs the at least one analog output signal, an...
|
|
|
6816099 |
Current-mode D/A converter having variable output and offset control
A current-mode D/A converter is described having variable output and offset control. According to an exemplary embodiment, a first D/A converter includes a number of first control inputs and an...
|
|
|
6813579 |
Apparatus and method for test mode control
A test mode control unit of an integrated circuit receives and decodes a test mode signal to perform testing of the integrated circuit. Logical AND operations are performed on the decoded test...
|
|
|
6812875 |
Analog/digital converter and method for controlling the same
A method for controlling an analog/digital converter circuitry includes generating a digital signal by accumulating a predetermined increment at a predetermined time interval in accordance with a...
|
|
|
6809668 |
Interleaving A/D conversion type waveform digitizer module and a test apparatus
An interleaving A/D conversion type waveform digitizer module comprising a means for eliminating spurious components resulting from phase errors according to N A/D converters, wherein the digitizer...
|
|
|
6803867 |
DC compensation circuit for direct conversion receiver
A DC offset compensation circuit for direct conversion receiver. The circuit compensates the DC offset generated by a direct conversion receiver, the DC offset generated by an amplifier. The...
|
|
|
6799131 |
Calibration of a loss of signal detection system
An integrated circuit has a loss of signal (LOS) system for detecting a loss of signal condition for an input data stream according to a LOS threshold. The LOS threshold specifies a minimum signal...
|
|
|
6798188 |
Voltage peak measurement with digital memory
A technique for measuring peak voltages is provided that may be used in RF transceivers or receivers of wireless local area network systems. In an apparatus for measuring a peak value of an analog...
|
|
|
6795004 |
Delta-sigma modulation apparatus and signal amplification apparatus
A signal amplifier apparatus adapted for carrying out delta-sigma modulation of an input signal to carry out pulse width modulation (PWM) of that signal, to obtain a PWM signal, and to amplify this...
|
|
|
6791484 |
Method and apparatus of system offset calibration with overranging ADC
A method and apparatus for system offset calibration using an overranging ADC is provided. The overranging ADC is configured to convert an analog signal into an intermediary digital signal. The...
|
|
|
6788229 |
Margining pin interface circuit for clock adjustment of digital to analog converter
A voltage margin setting interface circuit has a single input pin, and is configured to program the slew rate and polarity direction of variation of the operation of a digital-to-analog converter,...
|
|
|
6784824 |
Analog-to-digital converter which is substantially independent of capacitor mismatch
A method, apparatus, and system for providing accurate level shifting, residue multiplication, and sample-and-hold functions for ADCs, while eliminating capacitor mismatch as a source of ADC...
|
|
|
6784814 |
Correction for pipelined analog to digital (A/D) converter
An analog to digital method and apparatus corrects non-linearity error and gain error in a multiple stage pipeline analog to digital converter over a plurality of clock cycles. Preferably,...
|
|
|
6784819 |
Measuring skew between digitizer channels using fourier transform
A technique for deskewing digitizer channels in an automatic test system includes applying a waveform of known frequency to the input of each digitizer channel. Each digitizer channel samples the...
|
|
|
6784815 |
A/D converter with adaptive background calibration skip rate
An A/D converter calibration apparatus of the “skip-and-fill” type includes a set of operating condition parameter sensors ( 100 ) for detecting the current operating conditions, which are...
|
|
|
6781531 |
Statistically based cascaded analog-to-digital converter calibration technique
An auto-calibration technique for optimizing the transfer function of analog-to-digital converters. The technique can be applied to analog-to-digital converter (ADC) architectures employing a...
|
|
|
6778124 |
Low power, high speed analog to digital converter
A low power consumption, high conversion accuracy, and high speed operation analog/digital converter, that is, a flash-type analog/digital converter provided with a top voltage comparator TC, a...
|
|
|
6778110 |
Bubble handling A/D converter calibration
An A/D converter includes a calibration apparatus handling occurrences of thermometer code bubbles in an A/D sub-converter in at least one A/D converter stage. The calibration apparatus includes...
|
|
|
6774828 |
Auto correction algorithm for piece-wise linear circuits
Conversion errors of the prior art are reduced by a piece wise linear analog to digital converter. The analog to digital (A/D) converter operates between a minimum voltage and a maximum voltage and...
|
|
|
6774834 |
Method and apparatus for preparing signals to be compared to establish predistortion at the input of an amplifier
The invention relates to a method of preparing signals (X and Y) to be compared to establish predistortion at the input of an amplifier ( 12 ), the signals comprising a signal (X) before...
|
|
|
6771200 |
DAC-based voltage regulator for flash memory array
A DAC-based voltage regulator system for a non-volatile memory device comprises a charge pump circuit having an enable input and a voltage output node. A voltage-to-current converter has an input...
|
|
|
6765517 |
Variable order sigma-delta modulator
A Sigma-Delta modulator( 10 ) comprises a signal put( 34 ) coupled to a forward filter comprising a series connection of a plurality of N summing stages( 28, 30, 32 ), where N is an integer of at...
|
|
|
6762708 |
Method and apparatus for equalizing the digital performance of multiple ADCs
Method and apparatus for equalizing the digital performance of multiple ADCs includes structural and/or steps for coupling at least one global line between the ADC=s resistor ladders to allow...
|
|
|
6756924 |
Circuit and method for DC offset calibration and signal processing apparatus using the same
A signal processing apparatus for correcting DC offset in a communication system is provided. The signal processing apparatus comprises: a low noise amplifier (LNA) 301 ; a mixer 303 for mixing...
|
|
|
6750800 |
Analog-digital converter and method for converting data of the same
An analog-digital converter has a sampling capacitor in which a voltage of an analog input terminal is sampled, and a digital-analog converter for performing an electric discharge of a residual...
|