|
Match
|
Document |
Document Title |
|
|
7619547 |
Serial-to-parallel converter circuit and liquid crystal display driving circuit
A serial-to-parallel converter circuit comprising: an m-bit serial data holding unit to be input with serial data whose input bit number is set to m or n (<m) bits within a transfer period and a...
|
|
|
7605726 |
Circuit and method for data alignment
A circuit for data alignment includes a first latch unit and a second latch unit. The first latch unit latches serial input data by using a plurality of first clocks with different phases and the...
|
|
|
7592934 |
Method and apparatus for generating differential signal
Aspects of the disclosure provide a circuit using digital techniques to generate a differential signal with a low skew. The circuit can include a first switching element configured to receive at...
|
|
|
7587537 |
Serializer-deserializer circuits formed from input-output circuit registers
Input-output circuitry for integrated circuits such as programmable logic device integrated circuits is provided. The input-output circuitry can be configured to operate in a single-ended data mode...
|
|
|
7567190 |
Apparatus and method for processing data in transmitting and receiving end of RFID system
A data receiving and processing system includes: an RF front-end circuit, for receiving an analog signal and generating received data; a processing unit, coupled to the RF front-end circuit, for...
|
|
|
7561080 |
Semiconductor integrated circuit
The semiconductor integrated circuit includes: a plurality of macro cells; and a serial-parallel conversion circuit for converting a serial signal inputted from outside to generate parallel...
|
|
|
7554466 |
Multi-speed burst mode serializer/de-serializer
A multi-speed burst mode serializer/de-serializer (SerDes) is configurable and can operable in one of a plurality of operating modes. The plurality of operating modes correspond to the reception of...
|
|
|
7533106 |
Data structures and circuit for multi-channel data transfers using a serial peripheral interface
A serial interface controller provides for transferring data between a data source having a least one channel and a processor. The serial interface controller has a plurality of control registers;...
|
|
|
7532135 |
Dual purpose serializer/de-serializer for point-to-point and point-to-multipoint communication
A dual purpose serializer/de-serializer (SerDes) for point-to-point and point-to-multipoint communication. A configurable SerDes can be designed to operate in one of a plurality of operating modes....
|
|
|
7528748 |
Serial data receiving circuit and serial data receiving method
A serial data receiving circuit and a serial data receiving method are provided which are capable of performing interconversion on bit sequences of data bit groups, between LSB first and MSB first,...
|
|
|
7525458 |
Method and apparatus for converting parallel data to serial data in high speed applications
A method and apparatus to convert parallel data to serial data is provided. More specifically, there is provided a parallel-to-serial converter comprising a data pipeline configured to receive...
|
|
|
7515075 |
Data conversion
A circuit includes a data conversion circuit including a first input configured to receive a first serial data stream, a second input configured to receive a second serial data stream, and a third...
|
|
|
7511636 |
Data conversion unit, data conversion method, and electronic apparatus using the data conversion unit
A data conversion unit includes a first input/output unit, a second input/output unit, an encoder, a decoder, a random number generator for generating random number data, and a control unit which...
|
|
|
7492291 |
Methods and apparatus for interfacing a plurality of encoded serial data streams to a serializer/deserializer circuit
Methods and apparatus are provided for interfacing a plurality of encoded serial data streams, such as Serial Gigabit Media Independent Interface streams, to a serializer/deserializer circuit. A...
|
|
|
7486721 |
Physical layer device having an analog serdes pass through mode
A physical layer device (PLD) includes a first serializer-deserializer (SERDES) device and a second SERDES device. Each SERDES device includes an analog portion with a serial port that is...
|
|
|
7479912 |
Low-power high-performance audio DAC system including internal oscillator, FIFO memory, and ASRC
A low-power data conversion system for converting a serial digital data input signal (DIN) to an analog output signal (Vout) by generating the serial digital data input signal (DIN) at a first...
|
|
|
7477717 |
Input receiver circuit
An input receiver circuit is provided for receiving a noisy high-speed input signal and for generating a plurality of output signals that can be processed at a low acquisition speed compared to the...
|
|
|
7477172 |
100base-FX serializer/deserializer using 1000base-X serializer/deserializer
A transmit path in a physical layer device comprises a first transmit encoding device that has N outputs, that receives a first data stream at a first data rate and that performs a first type of...
|
|
|
7477168 |
Apparatus for and method of processing data
A data processing apparatus for processing a plurality of input signals to increase the number of bits thereof to disperse 0s and 1s therein and then converting the input signals into a serial...
|
|
|
7474236 |
Method of and apparatus for transmitting digital data
A method of transmitting digital data, with which parallel data, which are constituted with first, second and third data sequences each constituting 12-bit word sequence and multiplexed in parallel...
|
|
|
7463171 |
Parallel conversion circuit
Disclosed is a serial-to-parallel conversion circuit that detects phase difference between a timing of receiving serial receive data and reconstituting parallel data for each symbol and a timing of...
|
|
|
7460040 |
High-speed serial interface architecture for a programmable logic device
A high-speed serial interface for a programmable logic device includes a plurality of features to handle the various issues that may arise with data rates over 1 Gbps and particularly over 1.25...
|
|
|
7460039 |
Serializer and method of converting parallel data into serial data
A serializer including a pull-up unit configured to pull up an output node, and a plurality of data select units configured to receive a plurality of input data signals. Each data select unit...
|
|
|
7454543 |
Early high speed serializer-deserializer (HSS)internal receive (Rx) interface for data sampling clock signals on parallel bus
In a method for reading data from a serial data source in a parallel format, data from the serial data source is deserialized by placing a plurality of predefined units of data onto a parallel bus...
|
|
|
7450038 |
Determining oversampled data to be included in unit intervals
In some embodiments, a chip includes sampling circuitry to produce oversampled data from a received signal, and logic to determine which of the oversampled data are to be part of different unit...
|
|
|
7450037 |
Integrated circuit device and electronic instrument that transfers data through a serial bus
An integrated circuit device includes a high-speed I/F circuit block which transfers data through a serial bus, and a driver logic circuit block which generates a display control signal. The...
|
|
|
7440702 |
Method for transmitting digital image signal, digital image transmitting device, digital image sending device and digital image receiver
A multiplexer of a transmission section generates a clock signal by multiplying a reference clock signal of a digital image signal by a predetermined number âKâ. A parallel digital image signal...
|
|
|
7423563 |
Serial data transfer in a numerically controlled control system to update an output value of the control system
The invention relates to a serial data transfer in a numerically controlled control system to update an output value of the control system. A variable write depth shift register is used to update...
|
|
|
7417458 |
Gate driving circuit and display apparatus having the same
In a gate driving circuit and a display apparatus having the same, a ripple preventing part is connected to a pull-up part and a control terminal (Q-node) to reset the Q-node. The ripple preventing...
|
|
|
7411524 |
Channel coding method with corresponding code and demodulation and decoding method and means
A coding/decoding system and method are disclosed. Coding, as used herein, refers assigning values to cells. Information to be coded is processed stepwise in information pieces, with bitwise...
|
|
|
7403548 |
System for interfacing media access control module to small form factor pluggable module
A communication system includes a link module having a first serial interface for interfacing to a serial link. The link module also including a second serial interface. The system also includes a...
|
|
|
7392417 |
Device for exchanging data signals between two clock domains
A device for transferring data signals between a first clock domain and a second clock domain comprises a serial memory element and a parallel memory element which are coupled. The serial memory...
|
|
|
7372381 |
Programmable serializer for a video display
A serializer receives parallel data and a control signal. The serializer splits the parallel data into multiple subportions of data and, based on the control signal, sequentially outputs each of...
|
|
|
7372380 |
Data transmitting/receiving device
The first data transmitting/receiving device according to the present invention includes: a serial-parallel conversion circuit for converting received first serial data to first parallel data; a...
|
|
|
7369078 |
Flexible converter interface for use in analog-to-digital and digital-to-analog systems
A flexible converter interface for interfacing with ADCs or DACs. The flexible converter interface may be comprised in a data acquisition device and may be a programmable ADC interface or a...
|
|
|
7369069 |
Semiconductor device
A semiconductor device including a clock signal generation circuit and a plurality of circuit blocks operating in synchronization with the clock signal, in which each of the plurality of the...
|
|
|
7369068 |
Method of recovering digital data from a clocked serial input signal and clocked data recovery circuit
Digital data are recovered from a clocked serial input signal. The input signal is sampled with a sampling clock signal supplied by a first phase interpolator to obtain a sampled digital signal....
|
|
|
7362254 |
Systems and methods for minimizing delay in a control path
Systems and methods for minimizing delay in a feedback path. In one embodiment, an analog-to-digital feedback path includes an analog-to-digital converter (ADC) configured to receive and digitize...
|
|
|
7358873 |
LVDS and TMDS dualfunction device
A LVDS and TMDS dualfunction transmitter for both LVDS and TMDS output channels is disclosed, including an encoder and a serializer. The encoder encodes twenty eight bits of LVDS signals to thirty...
|
|
|
7355534 |
Serial-to-parallel conversion circuit, and semiconductor display device employing the same
In a serial-to-parallel conversion (SPC) circuit for digital data which converts the digital data serially inputted, into parallel digital data, and which outputs the parallel digital data; clock...
|
|
|
7348905 |
Device for treating audio signals, especially for treating audiophonatory disorders
A device for digital treatment of audio signals, especially for treating patients with audiophonatory disorders. The device includes an analog audiofrequency signal input, an analog-digital...
|
|
|
7345602 |
Pre-emphasis circuit
Disclosed is a pre-emphasis circuit including a first parallel-to-serial converter, a second parallel-to-serial converter, a mixing circuit and a clock generating circuit. The first...
|
|
|
7342977 |
Serial data transmitter with bit doubling
A method is provided for transmitting serial data. The method includes receiving successive transmit data words, wherein each transmit data word has a plurality of bits. Each of the plurality of...
|
|
|
7342521 |
System and method for multi-channel delay cell based clock and data recovery
Systems and methods regarding the restoration of serialized data to parallel data with a low speed reference signal are provided. In exemplary embodiments, a phased lock loop receives a reference...
|
|
|
7342520 |
Method and system for multilevel serializer/deserializer
A serial bit transparent data transferring technique eliminating the bit ambiguity problem of the standard time-division multiplexing/demultiplexing architecture without introduction of any extra...
|
|
|
7336209 |
Method and device for data transmission
A method for serially transmitting data between a first and a second station is provided, the first station unidirectionally transmitting at least two signals to the second station on two signal...
|
|
|
7331004 |
Data storage system analyzer having self reset
A transmitter board transmits a copy of signals in a system being analyzed by the system analyzer. The copy of such signals comprises serial data in a low byte serial link and in a high byte serial...
|
|
|
7315265 |
Double data rate serial encoder
A double data rate serial encoder is provided. The serial encoder comprises a mux having a plurality of inputs, a plurality of latches coupled to the inputs of the mux, an enabler to enable the...
|
|
|
7313660 |
Data stream frequency reduction and/or phase shift
A frequency reduction or phase shifting circuit has an input receiving an input data stream having an input frequency and a representation of desired output frequency. A splitter splits the input...
|
|
|
7307558 |
Dual shift register data serializer
A data serializer includes a data aligner, two N-bit shift registers, a 2-1 multiplexer, and a driver, wherein N is the number of parallel input data bits. Data is received and aligned by the data...
|