|
Match
|
Document |
Document Title |
|
|
7492278 |
Context-sensitive remote controls
Subject matter includes a reprogrammer for roving remote controllers that are capable of being used in multiple locations with different devices to be controlled at each location. An exemplary...
|
|
|
7116229 |
Programming a remote control device using RFID technology
A system for programming a remote control device incorporates a battery-powered radio frequency identification (RFID) reader into the remote control device. A passive RFID transponder is embedded...
|
|
|
6567133 |
Method and apparatus for selecting an option in a system
An option is selected from a plurality of options by selecting a soft key from a plurality of displayed soft keys, each corresponding with a respective one of the options. The soft keys are...
|
|
|
6292923 |
Configurable interface module
A configurable interface module particularly suited for processing of digital and analog information includes at least one field programmable gate array (44, 46, 48) mounted on a mezzanine board...
|
|
|
6289496 |
Placement of input-output design objects into a programmable gate array supporting multiple voltage standards
A method and apparatus for placement into a programmable gate array of input-output (I/O) design objects having different voltage standards. The programmable gate array has a plurality of sites...
|
|
|
6243664 |
Methods for maximizing routability in a programmable interconnect matrix having less than full connectability
Methods for designing a programmable interconnect matrix having reduced connectivity to achieve maximum routability for the reduced connectivity. An array of multiplexors, each having a multiplexor...
|
|
|
6205574 |
Method and system for generating a programming bitstream including identification bits
A method and system for generating a programming bitstream for a programmable gate array. A programming bitstream for the programmable gate array is generated in response to an input design...
|
|
|
5760605 |
Programmable high speed routing switch
A programmable high speed routing switch is provided which has a lower ON-resistance so as to increase its gate oxide reliability. The routing switch includes a non-volatile memory cell (12) having...
|
|
|
5760603 |
High speed PLD "AND" array with separate nonvolatile memory
The invention is a unique high speed Programmable Logic Device ("PLD") AND array with separate nonvolatile memory. The invention utilizes a separate nonvolatile memory to isolate the effect of...
|
|
|
5687325 |
Application specific field programmable gate array
An application specific field programmable gate array ("ASFPGA") includes at least two fixed functional units in a single IC chip. Depending upon a specific application for the ASFPGA, the fixed...
|
|
|
5608649 |
Directly programmable networks
A procedure for establishing a scalable spanning tree over a network composed of nodes and links in which the resources for each node is independent of the size of the network. The procedure...
|
|
|
5598346 |
Array of configurable logic blocks including network means for broadcasting clock signals to different pluralities of logic blocks
A programmable integrated circuit includes configurable logic blocks (CLB's), configurable input/output blocks (IOB's) and a configurable interconnect network for providing program-defined routing...
|
|
|
5341044 |
Flexible configuration logic array block for programmable logic devices
A programmable logic device has a number of dedicated global control input lines which interface directly with individual building blocks known as logic array blocks. These lines can be used for...
|
|
|
5319361 |
Circuit managing numbers of accesses to logic resources
A circuit managing numbers of accesses to logic resources, such as buffer memory data cells in a time switching system. The circuit is structured around a counting cell matrix including a...
|
|
|
5231588 |
Programmable gate array with logic cells having symmetrical input/output structures
A configurable logic array includes an array of configurable logic cells arranged in columns and rows. A plurality of input/output cells are arranged around the perimeter of the array, and provide...
|
|
|
5191325 |
Programmable relay control device
A programmable relay control device is provided for determining the level of at least two outputs as a function of signals present at the inputs and timing signals from a clock, comprising...
|
|
|
5003200 |
Programmable logic device having programmable wiring for connecting adjacent programmable logic elements through a single switch station
There is provided a programmable logic device (PLD) which includes a programmable wiring, the programmable wiring comprising: a plurality of switch stations (SS), first wirings each for directly...
|
|
|
4959646 |
Dynamic PLA timing circuit
A dynamic PLA timing circuit in a PLA ROM includes a first PLA line and the address section only of another PLA line. The address section of the first PLA line is connected to the true address...
|
|
|
4931671 |
Multiple array customizable logic device
Disclosed is an integrated circuit having multiple programmable arrays providing customizable logic. The integrated circuit has at least a first programmable array receiving a plurality of first...
|
|
|
4924440 |
MOS gate array devices
A MOS gate array has a PLA formed in a memory area which includes a plurality of first and second elementary unit circuits. The first elementary unit circuit includes two output lines, one input...
|
|
|
4920515 |
Programmable logic array having an improved testing arrangement
A programmable logic array (PLA) whose AC characteristics such as an input-to-output delay characteristic can be measured includes a plurality of input lines, a plurality of product term lines, a...
|
|
|
4896296 |
Programmable logic device configurable input/output cell
An in-system programmable logic device is disclosed which may be configured or reconfigured while installed in a user's system. The disclosed device employs non-volatile memory cells such as...
|
|
|
4866309 |
Multiplexed bus architecture for configuration sensing
The invention provides a circuit for use with a standard bidirectional databus having an active current device providing a first logic level in combination with a selectably jumpered passive...
|
|
|
4845633 |
System for programming graphically a programmable, asynchronous logic cell and array
A system for programming an asynchronous logic cell and a two- or three-dimensional array formed of such cells. Each cell comprises a number of exclusive-OR gates, Muller C-elements and...
|
|
|
4841174 |
CMOS circuit with racefree single clock dynamic logic
Disclosed is an improved logic circuit employing dynamic CMOS logic and having alternating logic employing first and second conductivity type transistors, respectively, separated by clocked...
|
|
|
4815036 |
Programmable logic array having an on/off sense function
A programmable logic array includes a plurality of semiconductor memory elements, such as FAMOSs, arranged in the form of an array and a sense circuit for receiving data out from the memory...
|
|
|
4812685 |
Dynamic logic array with isolation and latching means between planes
A dynamic logic array circuit can operate in two clock phases. It includes two matrices (1, 2) comprising dynamic logical gates, which require a precharging phase that precedes a functional phase....
|
|
|
4797746 |
Digital image interface system
A digital image interface system converts digital image information from a first format to a second format. The interface system includes a data input line for receiving input data, which may...
|
|
|
4771282 |
Terminal for data transmission system
A terminal device for a multiplexed data transmission system has a decoder matrix having plural groups of function setting inputs for selecting plural types of functions such as interface,...
|
|
|
4771284 |
Logic array with programmable element output generation
A programmable logic array having a plurality of electrically isolated input lines connected to an input circuit for providing an input signal to one of the plurality of input lines. Also included...
|
|
|
4766569 |
Programmable logic array
A programmable logic array is disclosed employing arrays of electrically erasable and programmable cells. The device includes a dual purpose programming circuit which is employed to provide...
|
|
|
4740721 |
Programmable logic array with single clock dynamic logic
Disclosed is a programmable logic array employing dynamic CMOS logic and utilizing a single clock signal and its complement to synchronize said dynamic logic operations. The PLA disclosed employs...
|
|
|
4727268 |
Logic circuitry having two programmable interconnection arrays
According to this invention a plurality of kinds of circuit blocks is formed as a circuit block area on a chip substrate to have a desired logic function. An array of signal output wires and array...
|
|
|
4684830 |
Output circuit for a programmable logic array
An output circuit (50) is provided for a programmable logic array (PLA) integrated circuit. The output circuit (50) includes a flip flop (52) which stores a given output term from the array. The...
|
|
|
4677437 |
Input signal switching matrix for an elevator
In this invention, "column" buses connected to a power supply and "row" input lines are arranged in the shape of a matrix, external signal lines are connected to the intersection points thereof,...
|
|
|
4675556 |
Binomially-encoded finite state machine
A finite state machine suitable for MOS fabrication is described. The finite state machine includes a programmed logic array (PLA). The PLA AND plane includes logical inputs and state signal...
|
|
|
4661922 |
Programmed logic array with two-level control timing
A programmed logic array (PLA) is equipped with a first master-slave shift register on the intermediate wordlines (e.g., W1, W2 . . . Wn) between AND and OR planes of the PLA and a second...
|
|
|
4554640 |
Programmable array logic circuit with shared product terms
A programmable array logic circuit is provided having a programmable AND gate array and having means for connecting individual AND gate outputs to the input of one or the other of a pair of...
|
|
|
4504904 |
Binary logic structure employing programmable logic arrays and useful in microword generation apparatus
Binary logic structure is described which requires less space on an integrated circuit chip. This structure includes an encode programmable logic array responsive to a first group of binary input...
|
|
|
4488230 |
Programmed logic array with external signals introduced between its AND plane and its OR plane
A combinational logic device, such as an AND gate, is connected to control the flow of information along a wordline from the AND plane to the OR plane of a PLA (programmed logic array). To each...
|
|
|
4488229 |
PLA-Based finite state machine with two-level control timing and same-cycle decision-making capability
A PLA (e.g., 100) operates with two-level clock control timing, that is, with a pair of master and slave registers (e.g., 12 and 13) connected to the PLA wordlines (e.g., W1, W2, . . . Wn) between...
|
|
|
4488246 |
Integrated logic network with simplified programming
An electrically programmable logic network having an AND matrix, and OR matrix, and interfact circuits for inputting, outputting, and making connections between the matrices. To simplify...
|
|
|
4422072 |
Field programmable logic array circuit
A field-programmable logic array (FPLA) circuit of both the single level logic type containing a programmable AND/NAND gate array and the multiple level logic type containing a programmable OR/NOR...
|
|
|
4415818 |
Programmable sequential logic circuit devices
The programmable sequential logic circuit device is constructed to sequentially form an output signal to an external circuit and the circuit state for the next operation in accordance with input...
|
|
|
4313106 |
Electrically programmable logic array
Two matrix arrays comprised of Gate Injected Metal Oxide Semiconductor (GIMOS) non-volatile memory elements. Interconnection is made via inverters to form an electrically Alterable Programmable...
|
|
|
4307379 |
Integrated circuit component
An integrated circuit component having an array of rows and columns of programmable coupling elements, the rows being coupled to a plurality of independent input signals and the columns being...
|
|
|
4206507 |
Field programmable read only memories
A field-programmable read only memory which is programmed by means of flying-lead connections, and which is therefore easily re-programmed. The device can be provided with interface circuits such...
|
|
|
4180744 |
Energy management system
An energy management system for limiting continuously instantaneous permissible power level of a plurality of controllable loads including a transducer device for generating an output signal when...
|
|
|
4034243 |
Logic array structure for depletion mode-FET load circuit technologies
A depletion mode load device structure is disclosed which improved upon the existing Weinberger layout technique, as applied to enhancement mode/depletion mode circuitry. The structure of an FET,...
|
|
|
3956745 |
Programmable keyboard arrangements
A programmable keyboard of the kind in which a member presents a plurality of discrete areas to a co-operating probe, each of which areas produces a unique signal when addressed by the probe, is...
|