|
Match
|
Document |
Document Title |
|
|
8183938 |
Tuning methods and apparatus for inductively coupled power transfer (ICPT) systems
A method is provided for controlling a resonant circuit (1) of an ICPT system. The resonant circuit has a controlled variable reactance (2), and a predetermined perturbation is introduced in the...
|
|
|
8184762 |
Digital phase lock loop with multi-phase master clock
A digital phase lock loop circuit provides an output with reduced jitter. The digital phase lock loop circuit includes a phase frequency detector that determines a phase difference between a...
|
|
|
8179163 |
Method and apparatus for charge pump linearization in fractional-N PLLs
Efficient techniques improve the linearity of a charge pump in fractional-N PLLs. A feedback clock pulse several VCO clock periods wide is formed and supplied to a phase frequency detector (PFD)....
|
|
|
8174324 |
Digital phase detector, and digital phase locked loop including the same
A digital phase detector includes a quantization unit that quantizes a frequency of a reference signal to generate reference delay information and reference integer phase information, and quantizes...
|
|
|
8164390 |
Regulating an operating condition of an integrated circuit to compensate for a manufacturing variation
An integrated circuit has operational circuitry to perform an operation. An operational regulator regulates an operating condition of the operational circuitry. The operational regulator has a...
|
|
|
8154356 |
Oscillator with capacitance array
An oscillator is provided which comprises an array of capacitances. At least some capacitances in the array have different capacitance values.
|
|
|
8154782 |
Method and system for generating a drive signal for a MEMS scanner
A method for generating a drive signal for a micro-electro-mechanical system (MEMS) scanner is provided. The method includes generating the drive signal for the MEMS scanner using a direct digital...
|
|
|
8154351 |
Voltage-controlled oscillator and gain calibration technique for two-point modulation in a phase-locked loop
A VCO in a phase-locked loop (PLL) is arranged to receive low-pass data via a first input and high-pass data at a second input. The first input is coupled to a first set of varactors in the VCO....
|
|
|
8143953 |
Self-trim and self-test of on-chip values
A self-trim circuit provides a technique to trim a CUT (circuit under trim) using a LSB offset to determine the best digital value to trim the CUT. The self-trim circuit is also used to self-test...
|
|
|
8140039 |
Quadrature-input quadrature-output divider and phase locked loop frequency synthesizer or single side band mixer
The present invention relates to a quadrature divider which may be used in a phase locked loop or frequency synthesizer or with a single side band mixer. According to a preferred embodiment the...
|
|
|
8138841 |
Apparatus and method for controlling the output phase of a VCO
A method and apparatus controlling the output phase of a VCO (Voltage Controlled Oscillator). The apparatus has a phase locked loop 20 having a first input 21 for receiving a reference signal and a...
|
|
|
8138798 |
Symmetric phase detector
In one embodiment, a circuit includes a first circuit input for receiving a first input signal having a first phase; a second circuit input for receiving a second input signal having a second...
|
|
|
8134886 |
Method and apparatus for reducing oscillation in synchronous circuits
Control signal oscillation filtering circuits, delay locked loops, clock synchronization methods and devices and systems incorporating the control signal oscillation filtering circuits are...
|
|
|
8134412 |
Synchronization of a data output signal to an input clock
A digital apparatus for phase aligning output signals of a silicon device to an applied input clock signal in same device allows synchronization of data transfers between the device and another...
|
|
|
8130892 |
ADPLL frequency synthesizer
In an ADPLL frequency synthesizer where a frequency control word is changed from FCW0 to FCW2, a control sensitivity estimation section firstly measures oscillatory frequencies f1L and f1H...
|
|
|
8125278 |
Clock regeneration apparatus and electric equipment
Disclosed herein is a clock regeneration apparatus, including: an oscillator including n (an integer of two or more) gating groups connected in cascade connection to each other forming an...
|
|
|
8111106 |
Switched phase and frequency detector based DPLL circuit with excellent wander and jitter performance and fast frequency acquisition
Some embodiments of the present invention may include a DPLL circuit comprising a firmware. The firmware may comprise a re-sampled NCO phase detector capable of receiving a reference clock timing...
|
|
|
8102158 |
Phase synchronization circuit
A phase synchronization circuit comprising: a charging/discharging-circuit to charge/discharge a capacitor in accordance with a drive-signal, charging and/or discharging current-values of the...
|
|
|
8098085 |
Time-to-digital converter (TDC) with improved resolution
A time-to-digital converter (TDC) with fine resolution of less than one inverter delay is described. In an exemplary design, the TDC includes first and second delay paths, a delay unit, and a phase...
|
|
|
8095818 |
Method and apparatus for on-demand power management
An apparatus for on-demand power management including a system controller, a clock domain manager coupled to the system controller and a power distribution manager coupled to the system controller....
|
|
|
8089317 |
Phase-locked loop circuit, recording-and-reproducing apparatus, and electronic apparatus
A phase-locked loop circuit includes a phase detection unit, a loop filter unit including a series circuit of a resistor and a capacitor, first and second pulse-current output units which supply...
|
|
|
8081013 |
Digital phase and frequency detector
A method for digital phase detection, comprises the steps of: providing a reference clock; receiving a feedback clock; determining a timing difference between the reference clock and the feedback...
|
|
|
8076979 |
Lock detection circuit for phase locked loop
A lock detector circuit for detecting a lock condition between a reference signal and a feedback signal includes a first counter for outputting a first counter value indicative of a number of clock...
|
|
|
8076978 |
Circuit with noise shaper
In an embodiment, a circuit comprising an oscillator is provided. The oscillator is controlled based on a feedback value and an input reference value. The feedback value or the reference value or...
|
|
|
8058915 |
Digital phase-locked loop and digital phase-frequency detector thereof
A digital phase-locked loop and a digital phase-frequency detector thereof are provided. The digital PFD includes a divisor switch unit, a low-resolution phase-error detecting unit, an accumulating...
|
|
|
8058917 |
Compensation of phase lock loop (PLL) phase distribution caused by power amplifier ramping
Disclosed herein are techniques, systems, and methods relating to compensation of phase disturbances of a phase lock-loop during power ramp up or down of a power amplifier. More specifically, a...
|
|
|
8049569 |
Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes
A clock generation circuit is provided for improving the accuracy of a low power oscillator circuit contained therein. The clock generation circuit includes a crystal-less oscillator having at...
|
|
|
8045937 |
Digital phase feedback for determining phase distortion
A feedback loop is used to determine phase distortion created in a signal by directly extracting the phase distortion information from a feedback signal using original frequency modulation...
|
|
|
8044724 |
Low jitter large frequency tuning LC PLL for multi-speed clocking applications
The subject innovation relates to systems and/or methodologies for generating a low jitter large frequency tuning LC-based phase-locked loop circuit for multi-speed clocking applications. In...
|
|
|
8040193 |
Oscillation adjusting circuit and method
An oscillation tuning circuit is provided and includes a first circuit. The first circuit receives an input data stream with a known time interval, producing a first output signal having a first...
|
|
|
8035451 |
On-the-fly frequency switching while maintaining phase and frequency lock
A difference between a reference clock and feedback clock is detected to generate a difference signal that is filtered to generate a voltage controlled oscillator control signal and produce an...
|
|
|
8031015 |
Phase-locked loop circuit
A PLL circuit is disclosed that comprises a controlling unit that switches at a predetermined timing to enable/disable the phase difference signal supplied from the phase comparator to the low pass...
|
|
|
8031009 |
Frequency calibration loop circuit
A frequency calibration loop circuit having a pre-set frequency channel word (FCW) command value, a bit inputted to obtain a target frequency in an oscillator and a pre-set minimum division ratio n...
|
|
|
8031008 |
PLL with loop bandwidth calibration circuit
A phase locked loop (PLL) with a loop bandwidth calibration circuit is provided. The mixed-mode PLL comprises an analog phase correction path, a digital frequency correction path, a calibration...
|
|
|
8031007 |
Error protection method, TDC module, CTDC module, all-digital phase-locked loop, and calibration method thereof
An error predict code is added into a cycle signal for raising precision of an output signal of a time-to-digital (TDC) decoder. A cyclic TDC (CTDC) is specifically designed within a...
|
|
|
8022775 |
Systems and methods for maintaining a drive signal to a resonant circuit at a resonant frequency
Systems and methods for maintaining a drive signal to a resonant circuit at a resonant frequency are provided. A system for maintaining a drive signal to a resonant circuit at a resonant frequency...
|
|
|
8022782 |
Two-point phase modulator and method of calibrating conversion gain of the same
A two-point phase modulator and a method of calibrating conversion gain of the same are provided. The two-point phase modulator locks an output frequency signal by charging and pumping charge in a...
|
|
|
8014486 |
Generating a frequency switching local oscillator signal
Methods and systems of generating a frequency switching local oscillator signal are disclosed. One method includes generating a reference clock signal, and clocking a counter with the reference...
|
|
|
8008979 |
Frequency synthesizer and radio transmitting apparatus
A frequency synthesizer (100) can selectively set an output band of VCO, and consumes less power. The frequency synthesizer (100) has a frequency converting circuit (110) that has a mixer (111) and...
|
|
|
8010072 |
Charge pump current compensation for phase-locked loop frequency synthesizer systems
A technique for improving frequency synthesizer performance by frequency-compensating charge pump current in order to maintain a consistent loop bandwidth over a wide operating frequency range is...
|
|
|
8001410 |
Efficient clocking scheme for ultra high-speed systems
There is provided a system for comparing the phase characteristics of three generated clock signals, each having a unique phase relationship with an original clock signal, with the original clock...
|
|
|
7999624 |
Radiation source
A source of radiation comprises a first low frequency oscillator 200 for providing a reference signal and a plurality of phase shifters 210a, 210b, 210c coupled to the first oscillator. In addition...
|
|
|
7999623 |
Digital fractional-N phase lock loop and method thereof
A method for reducing a phase noise in a digital fractional-N phase lock loop (PLL) is disclosed. The method comprises: quantifying a time difference between a reference clock and a feedback clock...
|
|
|
8000162 |
Voltage-controlled oscillator, phase-locked loop, and memory device
A voltage-controlled oscillator comprises a first oscillator and a second oscillator. The first oscillator may generate a plurality of intermediate clock signals at a plurality of first nodes,...
|
|
|
7994866 |
Auto trimming oscillator
An auto trimming oscillator includes a Successive Approximation Register (SAR), a frequency detector and an n-bit comparator. The SAR is used to iteratively trim the oscillator output clock...
|
|
|
7990224 |
Dual reference phase tracking phase-locked loop
A phase-locked loop circuit having a dual-reference input and a phase detector. The dual-reference input is configured to accept both a rising edge of an input clock having a first phase and a...
|
|
|
7982545 |
Transmission apparatus and method of switching phase lock reference frequency signal thereof
An optical transmission apparatus according to the present invention connects a terminal apparatus side in which a transmission line is formed by, for example, SONET/SDH, and a WDM side in which a...
|
|
|
7977984 |
High-speed charge pump circuits
A charge pump circuit includes at least one switching transistor and a level-shifter. The level-shifter has a cross-coupled pair of transistors. The level-shifter shifts a voltage of a first input...
|
|
|
7978014 |
Digital fast-locking frequency synthesizer
A digital PLL frequency synthesizer characterized by fast-locking and low-jitters is presented. The PLL comprises a phase detector, a controllable oscillator, a loop filter having an...
|
|
|
7973576 |
Voltage controlled oscillators and phase-frequency locked loop circuit using the same
A voltage controlled oscillator comprising first and second differential delay cells. The first differential delay cell has a first control voltage input terminal. The second differential delay...
|