|
Match
|
Document |
Document Title |
|
|
6661294 |
Phase-locked loop circuit
A phase error signal indicating a most recent phase difference between an input clock signal and a feed-back signal is produced in a phase comparing unit. Also, the phase difference of the phase...
|
|
|
6646512 |
Self-bias and differential structure based PLL with fast lockup circuit and current range calibration for process variation
A phase locked loop (PLL) circuit adjusts a voltage controlled differential oscillator to generate an output frequency signal, which is a selected multiple of an input reference signal. The PLL...
|
|
|
6642796 |
Digital phase-quadrature oscillator
A digital phase-quadrature oscillator generates a series of sine values representative of a sine wave, and a series of cosine values representative of a cosine wave. In each iteration of the...
|
|
|
6642701 |
Device and method for testing phase-locked loops
A phase-locked loop (PLL) is tested based on a divide-and-conquer strategy. First, digital components in the PLL are isolated from analog components and tested. Next, the digital components are...
|
|
|
6643499 |
Apparatus and method for controlling a phase-locked loop circuit
A first and second phase-locked loop each having their frequency of operation under programmable control by changing the divider ratio. A single programming word contains the divider ratio for the...
|
|
|
6642801 |
Oscillator using virtual stages for multi-gigabit clock recovery
In a high speed digital communication receiver, an n-stage oscillator of frequency f has a plurality of n stages with n variable analog delays connected to respective ones of the n stages, outputs...
|
|
|
6642800 |
Spurious-free fractional-N frequency synthesizer with multi-phase network circuit
A spurious-free fractional-N frequency synthesizer circuit is disclosed. The synthesizer circuit includes a multi-phase network circuit operative to provide output signals that are at least a...
|
|
|
6639475 |
PLL circuit
A circuit for removing a spurious component contained in the output signal in the locked state of a PLL circuit in a fractional frequency division system. For frequency synthesizer 1 in this...
|
|
|
6639474 |
Adjustable oscillator
The invention relates to a method for tuning an adjustable oscillator, in which oscillator at least one resonance circuit is used. The frequency of the oscillator is adjusted by changing the...
|
|
|
6636120 |
Decimated digital phase-locked loop for high-speed implementation
A phase lock loop to control phase error from a first input signal and a second input signal including a phase error detector to detect a phase error signal between the first input signal and the...
|
|
|
6636122 |
Analog frequency locked loop with digital oversampling feedback control and filter
A filter using analog to digital conversion, digital filtering and oversampling noise reshaping is disclosed. Application of such a filter to a frequency locked oscillator is disclosed. Application...
|
|
|
6633201 |
System and method for determining frequency tolerance without a reference
A system and method have been provided for determining a frequency tolerance between a generated clock and an input data rate. The invention analyzes beatnotes, externally generated through a...
|
|
|
6631336 |
Nondestructive method of quality control of high-voltage systems and device for use of the method
A method and device applicable to HV generators and X-ray tubes, and a computer program and support for the program. In the method a determination is made of a scale of values representing the...
|
|
|
6628172 |
Frequency synthesizer including PLL with fractional division
A digital compensation filtering technique is provided that enables indirect phase locked loop modulation with a digital modulation data stream having a bandwidth that exceeds, perhaps by an order...
|
|
|
6628173 |
Data and clock extractor with improved linearity
Phase-locked-loop based data and clock extraction comprising a phase detector that generates up and down pulses. Down pulses are maintained in width approximately equal to 1.5 unit intervals of a...
|
|
|
6628171 |
Method, architecture and circuit for controlling and/or operating an oscillator
An apparatus comprising an oscillator circuit and a logic circuit. The oscillator circuit may be configured to present an output signal having a frequency in response to (i) a reference signal,...
|
|
|
6624681 |
Circuit and method for stopping a clock tree while maintaining PLL lock
A circuit and method for stopping a clock tree while maintaining PLL lock. A clock circuit includes a locked loop circuit and a clock tree distribution network. The locked loop circuit receives an...
|
|
|
6624707 |
Method and circuit for improving lock-time performance for a phase-locked loop
A gain control for a phase locked loop circuit is provided. In the phase-locked loop circuit, a voltage controlled oscillator generates a reference signal responsive to the level of a tuning...
|
|
|
6624706 |
Automatic bias adjustment circuit for use in PLL circuit
A bias current IB additionally provided to a current-controlled circuit 13 in a PLL circuit is the sum of bias currents IB 1 and IB 2 which are generated by a bias adjustment circuit ( 18, 19,...
|
|
|
6621354 |
Feedback methods and systems for rapid switching of oscillator frequencies
Feedback methods and systems are provided to achieve rapid switching of oscillator frequencies without compromising operational feedback loop bandwidths that filter out spurious tones and phase...
|
|
|
6622106 |
Device for testing and calibrating the oscillation frequency of an integrated oscillator
A digital device for testing and calibrating the oscillation frequency of an integrated oscillator circuit, the testing and calibrating device has as input at least first and second control...
|
|
|
6621353 |
Phase locked loop reconfiguration
Dedicated registers sequenced by a state machine capture phase locked loop reconfiguration values or parameters and load them into a reconfigurable phase locked loop in order to achieve rapid and...
|
|
|
6621356 |
Phase-locked loop with short transient recovery duration and small interference signal component
In order to shorten the transient recovery duration, the phase-locked loop has a voltage-controlled oscillator providing an oscillator signal to a first frequency divider. The first frequency...
|
|
|
6621352 |
Semiconductor integrated circuit device
There is provided a semiconductor integrated circuit device for realizing in the higher accuracy the verification of a plurality of operations of a clock generation circuit to form an internal...
|
|
|
6614319 |
Phase-locked loop circuit of fractional frequency-dividing type
Disclosed is a PLL circuit that makes fractional frequency division possible without causing spurious components to be produced in the output of a VCO. The PLL circuit comprises a frequency...
|
|
|
6614314 |
Non-linear phase detector
A non-linear phase detector includes a retiming stage and a phase synchronization stage. The retiming stage is coupled to a data signal and a recovered clock signal. The retiming stage is triggered...
|
|
|
6614316 |
Fractional integration and proportional multiplier control to achieve desired loop dynamics
A frequency synthesizer includes a charge pump, a fractional integration counter that alters the integrated current of the charge pump, a phase frequency detector, a proportional correction...
|
|
|
6614317 |
Variable lock window for a phase locked loop
A lock detector system which operates adaptively based on a frequency of operation. Different lock windows are defined for different frequencies of operation and are automatically formed based on...
|
|
|
6611175 |
Frequency synthesizer and method of providing a mixing oscillator signal to a mixer
A frequency synthesizer for generating an oscillator signal with a desired frequency includes a first phase locked loop and a second phase locked loop, which is connected in a cascaded manner to...
|
|
|
6606003 |
Error compensating voltage controlled oscillator
Methods and voltage controlled oscillator designs that compensate for errors. The errors may be caused by variations, from one oscillator to another, in the voltage that produces a nominal...
|
|
|
6603360 |
Phase locked loop circuit for a fractional-N frequency synthesizer
A phase locked loop (PLL) circuit for synchronizing a fractional-N frequency synthesizer employs an interpolation method. However, by limiting the number of delay signals to 8 and by using the...
|
|
|
6600378 |
Fractional-N frequency synthesizer with sine wave generator
A fractional-N frequency synthesizer is disclosed wherein the multi-modulus frequency divider in the feedback path of the phase locked loop is controlled by a delta-sigma modulator to achieve the...
|
|
|
6597246 |
Methods and apparatus for alteration of terminal counts of phase-locked loops
A phase-locked loop (PLL) includes a down counter having a detection circuit configured to determine when the counter reaches its terminal count. The down counter also includes a control line...
|
|
|
6593815 |
Full digital phase locked loop and circuitry for utilizing the same
A full digital phase locked loop includes a first counter for continuously counting pulses of a first clock pulse stream to produce a varying count number. A second counter counts pulses of a...
|
|
|
6590457 |
Phase detector and clock regeneration device
A phase detector device and a clock regeneration device for phase centering when incoming data are sampled at a clock rate, which is in particular substantially half the size of the high clock rate...
|
|
|
H002069 |
Signal processor
A signal processor circuit has a phase-locked loop with a low-pass filter for removing phase-modulation components from a clock signal. The processor circuit has an isolated power supply for...
|
|
|
6580329 |
PLL bandwidth switching
The present invention, generally speaking, provides for bandwidth switching of a PLL in a simple, effective manner. In accordance with one embodiment, a phase lock loop includes a controlled...
|
|
|
6570452 |
Fractional-N type frequency synthesizer
In a fractional-N frequency synthesizer, a circuit for generating at least one off-axis zero in an equation representative of the circuit.
|
|
|
6566965 |
PLL circuit including a DC power source alarm
A PLL circuit comprises a circuit which issues an alarm when fluctuation of the potential of a DC power source connected to the PLL circuit exceeds a predefined range. A first potential generation...
|
|
|
6566964 |
Frequency synthesizer and oscillation frequency control method
Accumulator 201 accumulates data K (K: integer) for every clock and outputs a carry-out signal at the time of an overflow. Random signal generator 202 outputs a random signal for every clock....
|
|
|
6563386 |
Self-starter for PLL synthesizers
Resuming the operation of a phase locked loop (PLL) that has entered a hang up status. The output of the PLL is examined to determine whether the output is stuck at either high or low logical...
|
|
|
6559726 |
Multi-modulus counter in modulated frequency synthesis
An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to generate an output signal in response to a reference input and a feedback signal. The second...
|
|
|
6559725 |
Phase noise reduction system for frequency synthesizer and method thereof
A phase noise reduction system of a frequency synthesizer for obtaining an arbitrary frequency oscillation by locking a reference oscillation frequency of a reference oscillator to an oscillation...
|
|
|
6556086 |
Fractional-N synthesizer and method of synchronization of the output phase
A fractional-N synthesizer and method of phase synchronizing the output signal with the input reference signal in a fractional-N synthesizer by generating a synchronization pulse at integer...
|
|
|
6552619 |
Multi-channel clock recovery circuit
A multi-channel clock recovery circuit is provided that generates pairs of recovered half-speed clocks. Each pair of half-speed clocks has a relative phase relationship of 180° and are capable of...
|
|
|
6552617 |
Dual-tune input integrated VCO on a chip
A system for controlling an output frequency of a dual-input voltage controlled oscillator relative to a reference frequency is provided. The method includes the step of coupling a first tune...
|
|
|
6552616 |
Asynchronous phase detector for a PLD independent of timing requirements
An apparatus and method of compensating for differences in circuit routing path lengths is described. In one embodiment, a latch is inserted between reset signal generating logic and a pair of...
|
|
|
6552618 |
VCO gain self-calibration for low voltage phase lock-loop applications
A phase-locked loop (PLL) circuit having a voltage-controlled oscillator (VCO) is automatically calibrated for VCO center frequency and VCO gain during power up or responsive to a calibration...
|
|
|
6545546 |
PLL circuit and optical communication reception apparatus
The invention provides a PLL circuit wherein, even if the duty ratio of an input signal varies, the convergence time required for frequency detection of a frequency detection circuit is short and...
|
|
|
6545549 |
Remotely controllable phase locked loop clock circuit
This invention is a remotely controllable clock circuit embodied in a single integrated circuit device. The clock circuit includes at least one externally writable clock control register, a...
|